mirror of https://github.com/zachjs/sv2v.git
11 lines
171 B
Systemverilog
11 lines
171 B
Systemverilog
|
module top;
|
||
|
|
reg x, y;
|
||
|
|
initial begin
|
||
|
|
$monitor($time, x, y);
|
||
|
|
#1 x = 0;
|
||
|
|
#1 x = 1;
|
||
|
|
#0.75 y = 0;
|
||
|
|
#0.75 y = 1;
|
||
|
|
end
|
||
|
|
endmodule
|