sv2v/test/basic/unbound_port.v

3 lines
41 B
Verilog
Raw Normal View History

2021-05-21 20:02:29 +02:00
`define TRAIL
`include "unbound_port.sv"