mirror of https://github.com/zachjs/sv2v.git
6 lines
91 B
Systemverilog
6 lines
91 B
Systemverilog
|
module top;
|
||
|
|
logic [1:0] a [3];
|
||
|
|
logic [1:0] b [3];
|
||
|
|
always_comb a = b;
|
||
|
|
endmodule
|