sv2v/test/basic/array.sv

6 lines
91 B
Systemverilog

module top;
logic [1:0] a [3];
logic [1:0] b [3];
always_comb a = b;
endmodule