mirror of https://github.com/zachjs/sv2v.git
11 lines
177 B
Systemverilog
11 lines
177 B
Systemverilog
|
module test(a, b, en);
|
||
|
|
output logic a;
|
||
|
|
input logic b;
|
||
|
|
input logic en;
|
||
|
|
always_latch begin
|
||
|
|
if (en) begin
|
||
|
|
a <= b;
|
||
|
|
end
|
||
|
|
end
|
||
|
|
endmodule
|