mirror of https://github.com/zachjs/sv2v.git
4 lines
47 B
Verilog
4 lines
47 B
Verilog
|
module top;
|
||
|
|
initial $display(1);
|
||
|
|
endmodule
|