sv2v/test/core/package_enum_3.v

15 lines
291 B
Verilog
Raw Normal View History

module top;
localparam [2:0] AccessAck = 3'd0;
wire [2:0] test;
2024-02-12 01:04:48 +01:00
reg start;
always @(*) begin
2024-02-12 01:04:48 +01:00
if (start);
case (test)
AccessAck: $display("Ack");
default : $display("default");
endcase
end
2024-02-12 01:04:48 +01:00
initial start = 0;
endmodule