mirror of https://github.com/zachjs/sv2v.git
7 lines
97 B
Verilog
7 lines
97 B
Verilog
|
module top;
|
||
|
|
task foo;
|
||
|
|
$display("foo called");
|
||
|
|
endtask
|
||
|
|
initial foo;
|
||
|
|
endmodule
|