mirror of https://github.com/zachjs/sv2v.git
2 lines
22 B
Verilog
2 lines
22 B
Verilog
|
|
module top; endmodule
|