Files

17 lines
424 B
Verilog
Raw Permalink Normal View History

2024-04-15 00:14:52 -04:00
module evil_mdl (foo);
localparam evil_pkg_Z = 1;
localparam evil_pkg_A = evil_pkg_Z;
localparam evil_pkg_B = evil_pkg_Z;
2024-04-15 00:14:52 -04:00
output reg [evil_pkg_B-1:0] foo;
initial foo = evil_pkg_A;
endmodule
module top;
localparam evil_pkg_Z = 1;
localparam evil_pkg_A = evil_pkg_Z;
localparam evil_pkg_B = evil_pkg_Z;
wire [evil_pkg_B-1:0] foo;
evil_mdl x(foo);
2020-01-05 15:29:12 -05:00
initial $monitor(foo);
endmodule