Files

3 lines
40 B
Verilog
Raw Permalink Normal View History

2023-06-06 06:08:56 +02:00
`define REF
`include "dangling_else.sv"