luke
/
prjxray
mirror of https://github.com/openXC7/prjxray.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
prjxray/minitests/clb_ndi1mux
History
John McMaster baa9bb0d02 ndimux WIP 
Signed-off-by: John McMaster <JohnDMcMaster@gmail.com>
Signed-off-by: Tim 'mithro' Ansell <mithro@mithis.com>
 		2017-12-20 22:46:39 +01:00
..
.gitignore clb_ndi1mux minitest 2017-12-20 22:46:39 +01:00
Makefile clb_ndi1mux minitest 2017-12-20 22:46:39 +01:00
README.txt clb_ndi1mux minitest 2017-12-20 22:46:39 +01:00
runme.sh clb_ndi1mux minitest 2017-12-20 22:46:39 +01:00
runme.tcl clb_ndi1mux minitest 2017-12-20 22:46:39 +01:00
top.v ndimux WIP 2017-12-20 22:46:39 +01:00

README.txt 

Trying to set SLICEM LUT DI1 inputs
These exist for LUTA, LUTB, and LUTC only
Can either be an external signal, another LUT's data input, or another LUT's carry
Note: mux input pattern is irregular

Result:
Neither external input nor carry input set any unknown bits
Unclear what is going on
Maybe an earlier test incorrectly set these?
Additionally, I could not get BDI1 to activate
Maybe should do a closer pass on BI/DI, which may be easier to trigger