prjxray/fuzzers/005-tilegrid/dsp_int/generate.tcl

22 lines
570 B
Tcl

source "$::env(XRAY_DIR)/utils/utils.tcl"
proc run {} {
create_project -force -part $::env(XRAY_PART) design design
read_verilog top.v
synth_design -top top
set_property CFGBVS VCCO [current_design]
set_property CONFIG_VOLTAGE 3.3 [current_design]
set_property BITSTREAM.GENERAL.PERFRAMECRC YES [current_design]
set_property IS_ENABLED 0 [get_drc_checks {DSPS-3}]
set_property IS_ENABLED 0 [get_drc_checks {DSPS-5}]
place_design
route_design
write_checkpoint -force design.dcp
write_bitstream -force design.bit
}
run