luke
/
prjxray
mirror of https://github.com/openXC7/prjxray.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
prjxray/minitests/litex/litepcie
History
Alessandro Comodi 9be069214f minitest: litepcie: source XRAY_VIVADO_SETTINGS 
Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
 		2021-01-29 20:15:23 +01:00
..
.gitignore minitest: litepcie: source XRAY_VIVADO_SETTINGS 2021-01-29 20:15:23 +01:00
Makefile minitest: litepcie: source XRAY_VIVADO_SETTINGS 2021-01-29 20:15:23 +01:00
README.md minitest: add litepcie minitest 2021-01-29 19:16:42 +01:00
requirements.txt minitest: add litepcie minitest 2021-01-29 19:16:42 +01:00

README.md

LitePCIe minitest

This minitest is intended to provide a counter-prove on the possible remaining features to document for the Gigabit Transcievers (GTP tiles) and the PCIE_2_1 primitive.

It uses the following litex modules:

Repo URL SHA
https://github.com/enjoy-digital/litex 7abfbd9
https://github.com/enjoy-digital/litedram ab2423e
https://github.com/enjoy-digital/liteeth 7448170
https://github.com/enjoy-digital/liteiclink 0980a7c
https://github.com/enjoy-digital/litepcie 1d7b584
https://github.com/enjoy-digital/litex-boards 1d8f0a9
https://github.com/m-labs/migen 40b1092
https://github.com/nmigen/nmigen 490fca5
https://github.com/litex-hub/pythondata-cpu-vexriscv 16c5dde

The final FASM file with the unknown bits can be obtained by running the following:

make all

All the pre-requisites (LiteX, RISC-V toolchain, etc.) are automatically installed/built. It is required though to have Vivado installed in the system.