luke
/
prjxray
mirror of https://github.com/openXC7/prjxray.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
Documenting the Xilinx 7-series bit-stream format.
44 Commits 31 Branches 4 Tags 7.7 MiB
Python 45.5%
Verilog 20.2%
Tcl 13.5%
C++ 10.6%
Makefile 5.5%
Other 4.6%
Go to file
Clifford Wolf 988acdf4b5 Add utils .gitignore 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
Signed-off-by: Tim 'mithro' Ansell <mithro@mithis.com>
 		2017-12-20 22:46:39 +01:00
database/artix7 Add fuzzers/005-tilegrid/ 2017-10-16 01:20:16 +02:00
experiments/example Require settings.sh to be already in environment 2017-10-17 23:35:14 +02:00
fuzzers Add segmaker library, Refactor lutinit and ffconfig generate.py 2017-12-20 22:46:39 +01:00
gridinfo Require settings.sh to be already in environment 2017-10-17 23:35:14 +02:00
htmlgen Use decimal numbers in bit labels, some other cleanups 2017-12-20 22:46:39 +01:00
tools Improve segmatch tool 2017-12-20 22:46:39 +01:00
utils Add utils .gitignore 2017-12-20 22:46:39 +01:00
README.md Create README.md 2017-12-20 22:46:30 +01:00

README.md

Project X-Ray

Documenting the Xilinx 7-series bit-stream format.

Quickstart Guide:

Always make sure to set the environment for the device you are working on before running any other commands:

source database/artix7/settings.sh

Creating HTML documentation:

cd htmlgen
python3 htmlgen

(Re-)creating parts of the database, for example LUT init bits:

cd fuzzers/010-lutinit
make
make pushdb