luke
/
prjxray
mirror of https://github.com/openXC7/prjxray.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
prjxray/minitests/litex/min_ddr/arty/verilog
History
Tomasz Michalak 18acada713 minitests: Add min litex with DDR test 
Signed-off-by: Tomasz Michalak <tmichalak@antmicro.com>
 		2019-12-11 11:49:25 +01:00
..
VexRiscv_Lite.v minitests: Add min litex with DDR test 2019-12-11 11:49:25 +01:00
mem.init minitests: Add min litex with DDR test 2019-12-11 11:49:25 +01:00
mem_1.init minitests: Add min litex with DDR test 2019-12-11 11:49:25 +01:00
top.v minitests: Add min litex with DDR test 2019-12-11 11:49:25 +01:00