prjxray/minitests/litex
Maciej Kurc 4f459cfde3 Ran format-tcl
Signed-off-by: Maciej Kurc <mkurc@antmicro.com>
2019-06-13 16:39:49 +02:00
..
src.vivado Ran format-tcl 2019-06-13 16:39:49 +02:00
src.yosys Ran format-tcl 2019-06-13 16:39:49 +02:00
.gitignore Added LiteX SoC project (VexRiscV + DRAM + Ethernet for Arty board) 2019-06-13 15:58:06 +02:00