prjxray/minitests/pip-switchboxes/top.v

4 lines
83 B
Verilog

module top (input a, b, c, output x, y, z);
assign x = a, y = b, z = c;
endmodule