This website requires JavaScript.
Explore
Help
Register
Sign In
luke
/
prjxray
mirror of
https://github.com/openXC7/prjxray.git
Watch
1
Star
0
Fork
You've already forked prjxray
0
Code
Issues
Packages
Projects
Releases
Wiki
Activity
master
prjxray
/
minitests
/
pip-switchboxes
/
top.v
4 lines
83 B
Verilog
Raw
Permalink
Blame
History
module
top
(
input
a
,
b
,
c
,
output
x
,
y
,
z
)
;
assign
x
=
a
,
y
=
b
,
z
=
c
;
endmodule
Reference in New Issue
View Git Blame
Copy Permalink