mirror of https://github.com/openXC7/prjxray.git
4 lines
83 B
Verilog
4 lines
83 B
Verilog
|
module top (input a, b, c, output x, y, z);
|
||
|
|
assign x = a, y = b, z = c;
|
||
|
|
endmodule
|