luke
/
prjxray
mirror of https://github.com/openXC7/prjxray.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
2,558 Commits 31 Branches 4 Tags 7.7 MiB
Commit Graph

9 Commits

Author SHA1 Message Date
Alessandro Comodi d0ab539f25 fixing documentation cross-reference links 
Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
 2019-09-04 15:44:45 +02:00
Tim 'mithro' Ansell eedeee16cb docs: Import README add give fuzzers structures. 
Signed-off-by: Tim 'mithro' Ansell <me@mith.ro>
 2019-04-04 11:19:36 -07:00
Tim 'mithro' Ansell 31ef5df168 docs: Whitespace cleanup. 
Signed-off-by: Tim 'mithro' Ansell <me@mith.ro>
 2019-04-04 10:09:24 -07:00
Tim 'mithro' Ansell 487b28c43b docs: Fix arch-defs header. 
Signed-off-by: Tim 'mithro' Ansell <me@mith.ro>
 2019-04-04 10:08:39 -07:00
Tim 'mithro' Ansell 853b0119da docs: Automatically link fuzzer/minitest README.md files. 
Signed-off-by: Tim 'mithro' Ansell <me@mith.ro>
 2019-04-03 19:07:52 -07:00
Tim 'mithro' Ansell 8be0223f30 docs: Adding info about minitest. 
Signed-off-by: Tim 'mithro' Ansell <me@mith.ro>
 2018-02-28 13:12:33 -08:00
Tim 'mithro' Ansell 9b31f55788 docs: Max depth of 1. 
Signed-off-by: Tim 'mithro' Ansell <me@mith.ro>
 2018-02-28 13:12:33 -08:00
Tim 'mithro' Ansell a5f2a85fff docs: Adding the current fuzzers + minitests into documentation. 
* Using the same approach [as in my VTRs pull request](https://github.com/verilog-to-routing/vtr-verilog-to-routing/pull/297)

Signed-off-by: Tim 'mithro' Ansell <me@mith.ro>
 2018-02-28 13:12:33 -08:00
Davide ad4580d8ed Changed folder name for the 'database development process' of the docs and updated the index.rst page accordingly. 
Also a few minor changes as requested by @mithro regarding the content itself and rearranged the paragraphs.

Signed-off-by: Davide <davide.toldo@stud.tu-darmstadt.de>
 2018-02-19 22:10:09 +01:00