Rick Altherr
|
67c7914a2c
|
Revert "Autopep8 on all existing sources"
This reverts commit 925885c2cc.
Signed-off-by: Rick Altherr <kc8apf@kc8apf.net>
|
2018-01-09 14:49:57 -08:00 |
Rick Altherr
|
925885c2cc
|
Autopep8 on all existing sources
Signed-off-by: Rick Altherr <kc8apf@kc8apf.net>
|
2018-01-08 17:23:42 -08:00 |
Clifford Wolf
|
f1faa6e5f1
|
Fix minor bug in 005-tilegrid/generate.py
Signed-off-by: Clifford Wolf <clifford@clifford.at>
|
2017-12-22 23:28:39 +01:00 |
Clifford Wolf
|
d80b037849
|
Fix number of words in a BRAM/DSP segment
Signed-off-by: Clifford Wolf <clifford@clifford.at>
|
2017-12-22 23:28:39 +01:00 |
Clifford Wolf
|
b602904ee2
|
Reduce size of HCLK segments to 26 frames
Signed-off-by: Clifford Wolf <clifford@clifford.at>
|
2017-12-22 17:37:36 +01:00 |
Clifford Wolf
|
206364020c
|
Add tilegrid BRAM and DSP segment support
Signed-off-by: Clifford Wolf <clifford@clifford.at>
|
2017-12-22 17:24:27 +01:00 |
Clifford Wolf
|
24beaef67a
|
Add hclk_l/hclk_r databases
Signed-off-by: Clifford Wolf <clifford@clifford.at>
Signed-off-by: Tim 'mithro' Ansell <mithro@mithis.com>
|
2017-12-20 22:46:39 +01:00 |
Clifford Wolf
|
9b61d5bd85
|
Large refactoring (mostly for separate left/right DBs)
Signed-off-by: Clifford Wolf <clifford@clifford.at>
Signed-off-by: Tim 'mithro' Ansell <mithro@mithis.com>
|
2017-12-20 22:46:39 +01:00 |
Clifford Wolf
|
85f366bac9
|
Some refactoring
Signed-off-by: Clifford Wolf <clifford@clifford.at>
Signed-off-by: Tim 'mithro' Ansell <mithro@mithis.com>
|
2017-12-20 22:46:39 +01:00 |
Clifford Wolf
|
2ba55ff84c
|
Database progress
Signed-off-by: Clifford Wolf <clifford@clifford.at>
Signed-off-by: Tim 'mithro' Ansell <mithro@mithis.com>
|
2017-10-17 23:31:08 +02:00 |
Clifford Wolf
|
1fc9871346
|
Finish tilegrid fuzzer
Signed-off-by: Clifford Wolf <clifford@clifford.at>
Signed-off-by: Tim 'mithro' Ansell <mithro@mithis.com>
|
2017-10-17 13:20:40 +02:00 |
Clifford Wolf
|
6a2965caa2
|
Add fuzzers/005-tilegrid/
Signed-off-by: Clifford Wolf <clifford@clifford.at>
Signed-off-by: Tim 'mithro' Ansell <mithro@mithis.com>
|
2017-10-16 01:20:16 +02:00 |