luke
/
prjxray
mirror of https://github.com/openXC7/prjxray.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

dbfixup: quick hacks to make 050 happy 

Signed-off-by: John McMaster <johndmcmaster@gmail.com>
This commit is contained in:
John McMaster 2018-11-14 18:09:04 -08:00
parent 0cb411d757
commit bef4a1184d
1 changed files with 9 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

13
utils/dbfixup.py
View File

@ -119,6 +119,11 @@ def add_zero_bits(fn_in, fn_out, zero_db, clb_int=False, verbose=False):
line = line.strip() line = line.strip()
if line == llast: if line == llast:
continue continue
# FIXME: quick workaround
# was in mergedb.sh
# if re.match(r'.*<m.*>.*', line):
if re.match(r'.*<.*>.*', line):
continue
tag, bits, mode = util.parse_db_line(line) tag, bits, mode = util.parse_db_line(line)
assert mode not in ( assert mode not in (
@ -127,20 +132,20 @@ def add_zero_bits(fn_in, fn_out, zero_db, clb_int=False, verbose=False):
if mode == "always": if mode == "always":
new_line = line new_line = line
elif mode == "<0 candidates>": else:
if mode:
assert mode == "<0 candidates>", line
bits = set(bits)
""" """
This appears to be a large range of one hot interconnect bits This appears to be a large range of one hot interconnect bits
They are immediately before the first CLB real bits They are immediately before the first CLB real bits
""" """
if clb_int: if clb_int:
zero_range(bits, 22, 25) zero_range(bits, 22, 25)
bits = set(bits)
zero_groups( zero_groups(
tag, bits, zero_db, strict=not clb_int, verbose=verbose) tag, bits, zero_db, strict=not clb_int, verbose=verbose)
new_line = " ".join([tag] + sorted(bits)) new_line = " ".join([tag] + sorted(bits))
else:
assert 0, line
if new_line != line: if new_line != line:
changes += 1 changes += 1