mirror of https://github.com/openXC7/prjxray.git
docs: Adding DRAM info to TOC.
Signed-off-by: Tim 'mithro' Ansell <me@mith.ro>
This commit is contained in:
parent
9717fa48eb
commit
8c90ae2e39
|
|
@ -20,6 +20,7 @@ to develop a free and open Verilog to bitstream toolchain for these devices.
|
||||||
architecture/overview
|
architecture/overview
|
||||||
architecture/configuration
|
architecture/configuration
|
||||||
architecture/bitstream_format
|
architecture/bitstream_format
|
||||||
|
architecture/dram_configuration
|
||||||
architecture/glossary
|
architecture/glossary
|
||||||
|
|
||||||
.. toctree::
|
.. toctree::
|
||||||
|
|
|
||||||
Loading…
Reference in New Issue