luke
/
prjxray
mirror of https://github.com/openXC7/prjxray.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

make format 

Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
This commit is contained in:
Keith Rothman 2018-10-30 13:15:15 -07:00
parent b2672b2884
commit 7ef9f737ba
2 changed files with 11 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
fuzzers/005-tilegrid/generate.py
View File

@ -291,10 +291,10 @@ def create_segment_for_int_lr(
else:
assert False, database[tile]["type"]
if (
database[adjacent_tile]['type'].startswith('INT_INTERFACE_') or
database[adjacent_tile]['type'].startswith('PCIE_INT_INTERFACE_') or
database[adjacent_tile]['type'].startswith('GTP_INT_INTERFACE')):
if (database[adjacent_tile]['type'].startswith('INT_INTERFACE_') or
database[adjacent_tile]['type'].startswith('PCIE_INT_INTERFACE_')
or
database[adjacent_tile]['type'].startswith('GTP_INT_INTERFACE')):
# This INT_[LR] tile has no adjacent connectivity,
# create a segment.
add_segment(

13
minitests/roi_harness/create_design_json.py
View File

@ -16,6 +16,7 @@ def set_port_wires(ports, name, pin, wires_outside_roi):
assert False, name
def main():
parser = argparse.ArgumentParser(
description=
@ -43,12 +44,12 @@ def main():
grid = db.grid()
roi = Roi(
db=db,
x1=j['info']['GRID_X_MIN'],
y1=j['info']['GRID_Y_MIN'],
x2=j['info']['GRID_X_MAX'],
y2=j['info']['GRID_Y_MAX'],
)
db=db,
x1=j['info']['GRID_X_MIN'],
y1=j['info']['GRID_Y_MIN'],
x2=j['info']['GRID_X_MAX'],
y2=j['info']['GRID_Y_MAX'],
)
with open(args.pad_wires) as f:
for l in f: