added LIOI tile for xc7020

Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
This commit is contained in:
Alessandro Comodi 2020-01-27 13:57:27 +01:00
parent 31cfa88344
commit 77d9eba3db
1 changed files with 1 additions and 1 deletions

View File

@ -7,7 +7,7 @@ export XRAY_ROI_TILEGRID="SLICE_X0Y0:SLICE_X113Y149 RAMB18_X0Y0:RAMB18_X5Y59 RAM
export XRAY_EXCLUDE_ROI_TILEGRID=""
export XRAY_IOI3_TILES="RIOI3_X73Y9"
export XRAY_IOI3_TILES="RIOI3_X73Y9 LIOI3_X0Y9"
export XRAY_PS7_INT="INT_L_X18Y100"
# These settings must remain in sync