mirror of https://github.com/openXC7/prjxray.git
minitest: litex: litesata: add README
Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
This commit is contained in:
parent
f5dfb69d19
commit
730a6518d4
|
|
@ -0,0 +1,29 @@
|
|||
LiteSATA minitest
|
||||
=================
|
||||
|
||||
This minitest is intended to provide a counter-prove on the possible remaining features to document for
|
||||
the Gigabit Transcievers (GTP tiles).
|
||||
|
||||
It uses the following litex modules:
|
||||
|
||||
| Repo URL | SHA |
|
||||
| --------------------------------------------------------- | ------- |
|
||||
| <https://github.com/enjoy-digital/litex> | 8cfe3b6 |
|
||||
| <https://github.com/enjoy-digital/litedram> | ab2423e |
|
||||
| <https://github.com/enjoy-digital/liteeth> | 7448170 |
|
||||
| <https://github.com/enjoy-digital/liteiclink> | 0980a7c |
|
||||
| <https://github.com/enjoy-digital/litesata> | fae9f8d |
|
||||
| <https://github.com/enjoy-digital/litex-boards> | bee71da |
|
||||
| <https://github.com/m-labs/migen> | 40b1092 |
|
||||
| <https://github.com/nmigen/nmigen> | 490fca5 |
|
||||
| <https://github.com/litex-hub/pythondata-cpu-vexriscv> | 16c5dde |
|
||||
|
||||
The minitest synthesis step can be performed with Yosys or Vivado.
|
||||
|
||||
The final FASM file with the `unknown bits` can be obtained by running the following:
|
||||
|
||||
```bash
|
||||
make all
|
||||
```
|
||||
|
||||
All the pre-requisites (LiteX, Yosys, etc.) are automatically installed/built. It is required though to have Vivado installed in the system.
|
||||
Loading…
Reference in New Issue