luke
/
prjxray
mirror of https://github.com/openXC7/prjxray.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

036-iob-ologic: Also fuzz DATA_WIDTH 10 and 14 

Signed-off-by: Hans Baier <foss@hans-baier.de>
This commit is contained in:
Hans Baier 2025-06-05 05:30:50 +07:00
parent 08353c973e
commit 2f08afa6ef
3 changed files with 4 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
fuzzers/036-iob-ologic/generate.py
View File

@ -42,7 +42,7 @@ def no_oserdes(segmk, site):
widths = [2, 3, 4, 5, 6, 7, 8] widths = [2, 3, 4, 5, 6, 7, 8]
else: else:
assert mode == 'DDR' assert mode == 'DDR'
widths = [4, 6, 8] widths = [4, 6, 8, 10, 14]
for opt in widths: for opt in widths:
segmk.add_site_tag( segmk.add_site_tag(

2
fuzzers/036-iob-ologic/generate.tcl
View File

@ -94,6 +94,8 @@ proc run {} {
set_property BITSTREAM.GENERAL.PERFRAMECRC YES [current_design] set_property BITSTREAM.GENERAL.PERFRAMECRC YES [current_design]
set_property IS_ENABLED 0 [get_drc_checks {REQP-79}] set_property IS_ENABLED 0 [get_drc_checks {REQP-79}]
set_property IS_ENABLED 0 [get_drc_checks {REQP-144}] set_property IS_ENABLED 0 [get_drc_checks {REQP-144}]
set_property IS_ENABLED 0 [get_drc_checks {REQP-150}]
set_property IS_ENABLED 0 [get_drc_checks {REQP-152}]
write_checkpoint -force design_pre_place.dcp write_checkpoint -force design_pre_place.dcp

2
fuzzers/036-iob-ologic/top.py
View File

@ -64,7 +64,7 @@ def use_oserdese2(p, luts, connects):
if verilog.unquote(p['DATA_RATE_OQ']) == 'SDR': if verilog.unquote(p['DATA_RATE_OQ']) == 'SDR':
data_widths = [2, 3, 4, 5, 6, 7, 8] data_widths = [2, 3, 4, 5, 6, 7, 8]
else: else:
data_widths = [4, 6, 8] data_widths = [4, 6, 8, 10, 14]
p['DATA_WIDTH'] = random.choice(data_widths) p['DATA_WIDTH'] = random.choice(data_widths)