2017-07-20 09:57:10 +02:00
|
|
|
#!/bin/bash
|
2020-04-16 10:50:39 +02:00
|
|
|
# Copyright (C) 2017-2020 The Project X-Ray Authors.
|
|
|
|
|
#
|
|
|
|
|
# Use of this source code is governed by a ISC-style
|
|
|
|
|
# license that can be found in the LICENSE file or at
|
|
|
|
|
# https://opensource.org/licenses/ISC
|
|
|
|
|
#
|
|
|
|
|
# SPDX-License-Identifier: ISC
|
2017-07-20 09:57:10 +02:00
|
|
|
|
|
|
|
|
set -ex
|
|
|
|
|
|
|
|
|
|
cat > design.xdc << EOT
|
|
|
|
|
set_property -dict {PACKAGE_PIN $XRAY_PIN_00 IOSTANDARD LVCMOS33} [get_ports I[0]]
|
|
|
|
|
set_property -dict {PACKAGE_PIN $XRAY_PIN_01 IOSTANDARD LVCMOS33} [get_ports I[1]]
|
|
|
|
|
set_property -dict {PACKAGE_PIN $XRAY_PIN_02 IOSTANDARD LVCMOS33} [get_ports I[2]]
|
|
|
|
|
set_property -dict {PACKAGE_PIN $XRAY_PIN_03 IOSTANDARD LVCMOS33} [get_ports I[3]]
|
|
|
|
|
set_property -dict {PACKAGE_PIN $XRAY_PIN_04 IOSTANDARD LVCMOS33} [get_ports I[4]]
|
|
|
|
|
set_property -dict {PACKAGE_PIN $XRAY_PIN_05 IOSTANDARD LVCMOS33} [get_ports I[5]]
|
|
|
|
|
set_property -dict {PACKAGE_PIN $XRAY_PIN_06 IOSTANDARD LVCMOS33} [get_ports O]
|
|
|
|
|
|
|
|
|
|
set_property LOCK_PINS {I0:A1 I1:A2 I2:A3 I3:A4 I4:A5 I5:A6} [get_cells lut]
|
|
|
|
|
set_property -dict {IS_LOC_FIXED 1 IS_BEL_FIXED 1 BEL SLICEL.A6LUT} [get_cells lut]
|
|
|
|
|
|
|
|
|
|
set_property CFGBVS VCCO [current_design]
|
|
|
|
|
set_property CONFIG_VOLTAGE 3.3 [current_design]
|
|
|
|
|
set_property BITSTREAM.GENERAL.PERFRAMECRC YES [current_design]
|
|
|
|
|
EOT
|
|
|
|
|
|
|
|
|
|
cat > design.v << EOT
|
|
|
|
|
module top(input [5:0] I, output O);
|
|
|
|
|
LUT6 #(.INIT(64'h8000000000000000)) lut (
|
2019-10-24 22:51:47 +02:00
|
|
|
.I0(I[0]),
|
|
|
|
|
.I1(I[1]),
|
|
|
|
|
.I2(I[2]),
|
|
|
|
|
.I3(I[3]),
|
|
|
|
|
.I4(I[4]),
|
|
|
|
|
.I5(I[5]),
|
2017-07-20 09:57:10 +02:00
|
|
|
.O(O)
|
|
|
|
|
);
|
|
|
|
|
endmodule
|
|
|
|
|
EOT
|
|
|
|
|
|
|
|
|
|
cat > design.tcl << EOT
|
|
|
|
|
create_project -force -part $XRAY_PART design design
|
|
|
|
|
|
|
|
|
|
read_xdc design.xdc
|
|
|
|
|
read_verilog design.v
|
|
|
|
|
|
|
|
|
|
synth_design -top top
|
|
|
|
|
place_design
|
|
|
|
|
route_design
|
|
|
|
|
|
|
|
|
|
write_checkpoint -force design.dcp
|
|
|
|
|
|
|
|
|
|
source logicframes.tcl
|
|
|
|
|
source tiledata.tcl
|
|
|
|
|
EOT
|
|
|
|
|
|
|
|
|
|
rm -f design.log
|
2018-12-28 18:58:28 +01:00
|
|
|
${XRAY_VIVADO} -nojournal -log design.log -mode batch -source design.tcl
|
2017-07-20 09:57:10 +02:00
|
|
|
|
2017-07-23 13:57:59 +02:00
|
|
|
{
|
|
|
|
|
sed -e '/^--tiledata--/ { s/[^ ]* //; p; }; d;' design.log
|
|
|
|
|
|
|
|
|
|
for f0 in logicframes_SLICE_*_0.bit; do
|
|
|
|
|
f1=${f0%_0.bit}_1.bit
|
2017-11-15 10:31:44 +01:00
|
|
|
${XRAY_BITREAD} -x -o ${f0%.bit}.asc $f0 > /dev/null
|
|
|
|
|
${XRAY_BITREAD} -x -o ${f1%.bit}.asc $f1 > /dev/null
|
2017-07-23 13:57:59 +02:00
|
|
|
f0=${f0%.bit}.asc
|
|
|
|
|
f1=${f1%.bit}.asc
|
|
|
|
|
n=${f0%_0.asc}
|
|
|
|
|
n=${n#logicframes_}
|
|
|
|
|
echo SLICEBIT $n $( diff $f0 $f1 | grep '^>' | cut -c3-; )
|
|
|
|
|
done
|
|
|
|
|
} > grid-${XRAY_PART}-db.txt
|
|
|
|
|
|
2017-07-24 13:07:48 +02:00
|
|
|
python3 gridinfo-txt2json.py grid-${XRAY_PART}-db ${XRAY_PART}
|
2017-07-23 14:33:14 +02:00
|
|
|
|