luke
/
prjxray-db
mirror of https://github.com/openXC7/prjxray-db.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Merge pull request #6 from cavearr/db/artix7-ilogic-sameedge-pipelined-p1-openxc7 

artix7: add ILOGIC IFF.DDR_CLK_EDGE.SAME_EDGE_PIPELINED and IFFDELMUXE3.P1
This commit is contained in:
Hans Baier 2026-08-14 03:58:57 +07:00 committed by GitHub
parent 399a099bb9 ef46e80c55
commit d17fea26eb
No known key found for this signature in database
GPG Key ID: B5690EEEBB952194
12 changed files with 48 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
artix7/segbits_lioi3.db
View File

@ -44,6 +44,7 @@ LIOI3.ILOGIC_Y0.IDDR.IN_USE 26_71 26_121 27_70
LIOI3.ILOGIC_Y0.IDDR_OR_ISERDES.IN_USE 26_71 27_70
LIOI3.ILOGIC_Y0.IFF.DDR_CLK_EDGE.OPPOSITE_EDGE !26_99 27_98
LIOI3.ILOGIC_Y0.IFF.DDR_CLK_EDGE.SAME_EDGE 26_99 !27_98
LIOI3.ILOGIC_Y0.IFF.DDR_CLK_EDGE.SAME_EDGE_PIPELINED !26_99 !27_98
LIOI3.ILOGIC_Y0.IFF.INV_OCLK 28_124
LIOI3.ILOGIC_Y0.IFF.SRTYPE.ASYNC !29_67
LIOI3.ILOGIC_Y0.IFF.SRTYPE.SYNC 29_67
@ -85,10 +86,12 @@ LIOI3.ILOGIC_Y0.ZINV_D 29_109
LIOI3.ILOGIC_Y0.IDELMUXE3.P0 29_101
LIOI3.ILOGIC_Y0.IDELMUXE3.P1 !29_101
LIOI3.ILOGIC_Y0.IFFDELMUXE3.P0 28_116
LIOI3.ILOGIC_Y0.IFFDELMUXE3.P1 !28_116
LIOI3.ILOGIC_Y1.IDDR.IN_USE 26_57 27_06 27_56
LIOI3.ILOGIC_Y1.IDDR_OR_ISERDES.IN_USE 26_57 27_56
LIOI3.ILOGIC_Y1.IFF.DDR_CLK_EDGE.OPPOSITE_EDGE 26_29 !27_28
LIOI3.ILOGIC_Y1.IFF.DDR_CLK_EDGE.SAME_EDGE !26_29 27_28
LIOI3.ILOGIC_Y1.IFF.DDR_CLK_EDGE.SAME_EDGE_PIPELINED !26_29 !27_28
LIOI3.ILOGIC_Y1.IFF.INV_OCLK 29_03
LIOI3.ILOGIC_Y1.IFF.SRTYPE.ASYNC !28_60
LIOI3.ILOGIC_Y1.IFF.SRTYPE.SYNC 28_60
@ -130,6 +133,7 @@ LIOI3.ILOGIC_Y1.ZINV_D 28_18
LIOI3.ILOGIC_Y1.IDELMUXE3.P0 28_26
LIOI3.ILOGIC_Y1.IDELMUXE3.P1 !28_26
LIOI3.ILOGIC_Y1.IFFDELMUXE3.P0 29_11
LIOI3.ILOGIC_Y1.IFFDELMUXE3.P1 !29_11
LIOI3.IOI_OCLK_0.IOI_LEAF_GCLK0 28_83 28_95 29_88
LIOI3.IOI_OCLK_0.IOI_LEAF_GCLK1 28_83 28_97 29_88
LIOI3.IOI_OCLK_0.IOI_LEAF_GCLK2 28_83 29_88 29_94

4
artix7/segbits_lioi3.origin_info.db
View File

@ -44,6 +44,7 @@ LIOI3.ILOGIC_Y0.IDDR.IN_USE origin:035b-iob-iserdes 26_121 26_71 27_70
LIOI3.ILOGIC_Y0.IDDR_OR_ISERDES.IN_USE origin:035b-iob-iserdes 26_71 27_70
LIOI3.ILOGIC_Y0.IFF.DDR_CLK_EDGE.OPPOSITE_EDGE origin:035-iob-ilogic !26_99 27_98
LIOI3.ILOGIC_Y0.IFF.DDR_CLK_EDGE.SAME_EDGE origin:035-iob-ilogic !27_98 26_99
LIOI3.ILOGIC_Y0.IFF.DDR_CLK_EDGE.SAME_EDGE_PIPELINED origin:035-iob-ilogic !26_99 !27_98
LIOI3.ILOGIC_Y0.IFF.INV_OCLK origin:035-iob-ilogic 28_124
LIOI3.ILOGIC_Y0.IFF.SRTYPE.ASYNC origin:035-iob-ilogic !29_67
LIOI3.ILOGIC_Y0.IFF.SRTYPE.SYNC origin:035-iob-ilogic 29_67
@ -85,10 +86,12 @@ LIOI3.ILOGIC_Y0.ZINV_D origin:035-iob-ilogic 29_109
LIOI3.ILOGIC_Y0.IDELMUXE3.P0 origin:035-iob-ilogic 29_101
LIOI3.ILOGIC_Y0.IDELMUXE3.P1 origin:035-iob-ilogic !29_101
LIOI3.ILOGIC_Y0.IFFDELMUXE3.P0 origin:035-iob-ilogic 28_116
LIOI3.ILOGIC_Y0.IFFDELMUXE3.P1 origin:035-iob-ilogic !28_116
LIOI3.ILOGIC_Y1.IDDR.IN_USE origin:035b-iob-iserdes 26_57 27_06 27_56
LIOI3.ILOGIC_Y1.IDDR_OR_ISERDES.IN_USE origin:035b-iob-iserdes 26_57 27_56
LIOI3.ILOGIC_Y1.IFF.DDR_CLK_EDGE.OPPOSITE_EDGE origin:035-iob-ilogic !27_28 26_29
LIOI3.ILOGIC_Y1.IFF.DDR_CLK_EDGE.SAME_EDGE origin:035-iob-ilogic !26_29 27_28
LIOI3.ILOGIC_Y1.IFF.DDR_CLK_EDGE.SAME_EDGE_PIPELINED origin:035-iob-ilogic !26_29 !27_28
LIOI3.ILOGIC_Y1.IFF.INV_OCLK origin:035-iob-ilogic 29_03
LIOI3.ILOGIC_Y1.IFF.SRTYPE.ASYNC origin:035-iob-ilogic !28_60
LIOI3.ILOGIC_Y1.IFF.SRTYPE.SYNC origin:035-iob-ilogic 28_60
@ -130,6 +133,7 @@ LIOI3.ILOGIC_Y1.ZINV_D origin:035-iob-ilogic 28_18
LIOI3.ILOGIC_Y1.IDELMUXE3.P0 origin:035-iob-ilogic 28_26
LIOI3.ILOGIC_Y1.IDELMUXE3.P1 origin:035-iob-ilogic !28_26
LIOI3.ILOGIC_Y1.IFFDELMUXE3.P0 origin:035-iob-ilogic 29_11
LIOI3.ILOGIC_Y1.IFFDELMUXE3.P1 origin:035-iob-ilogic !29_11
LIOI3.IOI_OCLK_0.IOI_LEAF_GCLK0 origin:037-iob-pips 28_83 28_95 29_88
LIOI3.IOI_OCLK_0.IOI_LEAF_GCLK1 origin:037-iob-pips 28_83 28_97 29_88
LIOI3.IOI_OCLK_0.IOI_LEAF_GCLK2 origin:037-iob-pips 28_83 29_88 29_94

4
artix7/segbits_lioi3_tbytesrc.db
View File

@ -44,6 +44,7 @@ LIOI3_TBYTESRC.ILOGIC_Y0.IDDR.IN_USE 26_71 26_121 27_70
LIOI3_TBYTESRC.ILOGIC_Y0.IDDR_OR_ISERDES.IN_USE 26_71 27_70
LIOI3_TBYTESRC.ILOGIC_Y0.IFF.DDR_CLK_EDGE.OPPOSITE_EDGE !26_99 27_98
LIOI3_TBYTESRC.ILOGIC_Y0.IFF.DDR_CLK_EDGE.SAME_EDGE 26_99 !27_98
LIOI3_TBYTESRC.ILOGIC_Y0.IFF.DDR_CLK_EDGE.SAME_EDGE_PIPELINED !26_99 !27_98
LIOI3_TBYTESRC.ILOGIC_Y0.IFF.INV_OCLK 28_124
LIOI3_TBYTESRC.ILOGIC_Y0.IFF.SRTYPE.ASYNC !29_67
LIOI3_TBYTESRC.ILOGIC_Y0.IFF.SRTYPE.SYNC 29_67
@ -85,10 +86,12 @@ LIOI3_TBYTESRC.ILOGIC_Y0.ZINV_D 29_109
LIOI3_TBYTESRC.ILOGIC_Y0.IDELMUXE3.P0 29_101
LIOI3_TBYTESRC.ILOGIC_Y0.IDELMUXE3.P1 !29_101
LIOI3_TBYTESRC.ILOGIC_Y0.IFFDELMUXE3.P0 28_116
LIOI3_TBYTESRC.ILOGIC_Y0.IFFDELMUXE3.P1 !28_116
LIOI3_TBYTESRC.ILOGIC_Y1.IDDR.IN_USE 26_57 27_06 27_56
LIOI3_TBYTESRC.ILOGIC_Y1.IDDR_OR_ISERDES.IN_USE 26_57 27_56
LIOI3_TBYTESRC.ILOGIC_Y1.IFF.DDR_CLK_EDGE.OPPOSITE_EDGE 26_29 !27_28
LIOI3_TBYTESRC.ILOGIC_Y1.IFF.DDR_CLK_EDGE.SAME_EDGE !26_29 27_28
LIOI3_TBYTESRC.ILOGIC_Y1.IFF.DDR_CLK_EDGE.SAME_EDGE_PIPELINED !26_29 !27_28
LIOI3_TBYTESRC.ILOGIC_Y1.IFF.INV_OCLK 29_03
LIOI3_TBYTESRC.ILOGIC_Y1.IFF.SRTYPE.ASYNC !28_60
LIOI3_TBYTESRC.ILOGIC_Y1.IFF.SRTYPE.SYNC 28_60
@ -130,6 +133,7 @@ LIOI3_TBYTESRC.ILOGIC_Y1.ZINV_D 28_18
LIOI3_TBYTESRC.ILOGIC_Y1.IDELMUXE3.P0 28_26
LIOI3_TBYTESRC.ILOGIC_Y1.IDELMUXE3.P1 !28_26
LIOI3_TBYTESRC.ILOGIC_Y1.IFFDELMUXE3.P0 29_11
LIOI3_TBYTESRC.ILOGIC_Y1.IFFDELMUXE3.P1 !29_11
LIOI3_TBYTESRC.IOI_OCLK_0.IOI_LEAF_GCLK0 28_83 28_95 29_88
LIOI3_TBYTESRC.IOI_OCLK_0.IOI_LEAF_GCLK1 28_83 28_97 29_88
LIOI3_TBYTESRC.IOI_OCLK_0.IOI_LEAF_GCLK2 28_83 29_88 29_94

4
artix7/segbits_lioi3_tbytesrc.origin_info.db
View File

@ -44,6 +44,7 @@ LIOI3_TBYTESRC.ILOGIC_Y0.IDDR.IN_USE origin:035b-iob-iserdes 26_121 26_71 27_70
LIOI3_TBYTESRC.ILOGIC_Y0.IDDR_OR_ISERDES.IN_USE origin:035b-iob-iserdes 26_71 27_70
LIOI3_TBYTESRC.ILOGIC_Y0.IFF.DDR_CLK_EDGE.OPPOSITE_EDGE origin:035-iob-ilogic !26_99 27_98
LIOI3_TBYTESRC.ILOGIC_Y0.IFF.DDR_CLK_EDGE.SAME_EDGE origin:035-iob-ilogic !27_98 26_99
LIOI3_TBYTESRC.ILOGIC_Y0.IFF.DDR_CLK_EDGE.SAME_EDGE_PIPELINED origin:035-iob-ilogic !26_99 !27_98
LIOI3_TBYTESRC.ILOGIC_Y0.IFF.INV_OCLK origin:035-iob-ilogic 28_124
LIOI3_TBYTESRC.ILOGIC_Y0.IFF.SRTYPE.ASYNC origin:035-iob-ilogic !29_67
LIOI3_TBYTESRC.ILOGIC_Y0.IFF.SRTYPE.SYNC origin:035-iob-ilogic 29_67
@ -85,10 +86,12 @@ LIOI3_TBYTESRC.ILOGIC_Y0.ZINV_D origin:035-iob-ilogic 29_109
LIOI3_TBYTESRC.ILOGIC_Y0.IDELMUXE3.P0 origin:035-iob-ilogic 29_101
LIOI3_TBYTESRC.ILOGIC_Y0.IDELMUXE3.P1 origin:035-iob-ilogic !29_101
LIOI3_TBYTESRC.ILOGIC_Y0.IFFDELMUXE3.P0 origin:035-iob-ilogic 28_116
LIOI3_TBYTESRC.ILOGIC_Y0.IFFDELMUXE3.P1 origin:035-iob-ilogic !28_116
LIOI3_TBYTESRC.ILOGIC_Y1.IDDR.IN_USE origin:035b-iob-iserdes 26_57 27_06 27_56
LIOI3_TBYTESRC.ILOGIC_Y1.IDDR_OR_ISERDES.IN_USE origin:035b-iob-iserdes 26_57 27_56
LIOI3_TBYTESRC.ILOGIC_Y1.IFF.DDR_CLK_EDGE.OPPOSITE_EDGE origin:035-iob-ilogic !27_28 26_29
LIOI3_TBYTESRC.ILOGIC_Y1.IFF.DDR_CLK_EDGE.SAME_EDGE origin:035-iob-ilogic !26_29 27_28
LIOI3_TBYTESRC.ILOGIC_Y1.IFF.DDR_CLK_EDGE.SAME_EDGE_PIPELINED origin:035-iob-ilogic !26_29 !27_28
LIOI3_TBYTESRC.ILOGIC_Y1.IFF.INV_OCLK origin:035-iob-ilogic 29_03
LIOI3_TBYTESRC.ILOGIC_Y1.IFF.SRTYPE.ASYNC origin:035-iob-ilogic !28_60
LIOI3_TBYTESRC.ILOGIC_Y1.IFF.SRTYPE.SYNC origin:035-iob-ilogic 28_60
@ -130,6 +133,7 @@ LIOI3_TBYTESRC.ILOGIC_Y1.ZINV_D origin:035-iob-ilogic 28_18
LIOI3_TBYTESRC.ILOGIC_Y1.IDELMUXE3.P0 origin:035-iob-ilogic 28_26
LIOI3_TBYTESRC.ILOGIC_Y1.IDELMUXE3.P1 origin:035-iob-ilogic !28_26
LIOI3_TBYTESRC.ILOGIC_Y1.IFFDELMUXE3.P0 origin:035-iob-ilogic 29_11
LIOI3_TBYTESRC.ILOGIC_Y1.IFFDELMUXE3.P1 origin:035-iob-ilogic !29_11
LIOI3_TBYTESRC.IOI_OCLK_0.IOI_LEAF_GCLK0 origin:037-iob-pips 28_83 28_95 29_88
LIOI3_TBYTESRC.IOI_OCLK_0.IOI_LEAF_GCLK1 origin:037-iob-pips 28_83 28_97 29_88
LIOI3_TBYTESRC.IOI_OCLK_0.IOI_LEAF_GCLK2 origin:037-iob-pips 28_83 29_88 29_94

4
artix7/segbits_lioi3_tbyteterm.db
View File

@ -44,6 +44,7 @@ LIOI3_TBYTETERM.ILOGIC_Y0.IDDR.IN_USE 26_71 26_121 27_70
LIOI3_TBYTETERM.ILOGIC_Y0.IDDR_OR_ISERDES.IN_USE 26_71 27_70
LIOI3_TBYTETERM.ILOGIC_Y0.IFF.DDR_CLK_EDGE.OPPOSITE_EDGE !26_99 27_98
LIOI3_TBYTETERM.ILOGIC_Y0.IFF.DDR_CLK_EDGE.SAME_EDGE 26_99 !27_98
LIOI3_TBYTETERM.ILOGIC_Y0.IFF.DDR_CLK_EDGE.SAME_EDGE_PIPELINED !26_99 !27_98
LIOI3_TBYTETERM.ILOGIC_Y0.IFF.INV_OCLK 28_124
LIOI3_TBYTETERM.ILOGIC_Y0.IFF.SRTYPE.ASYNC !29_67
LIOI3_TBYTETERM.ILOGIC_Y0.IFF.SRTYPE.SYNC 29_67
@ -85,10 +86,12 @@ LIOI3_TBYTETERM.ILOGIC_Y0.ZINV_D 29_109
LIOI3_TBYTETERM.ILOGIC_Y0.IDELMUXE3.P0 29_101
LIOI3_TBYTETERM.ILOGIC_Y0.IDELMUXE3.P1 !29_101
LIOI3_TBYTETERM.ILOGIC_Y0.IFFDELMUXE3.P0 28_116
LIOI3_TBYTETERM.ILOGIC_Y0.IFFDELMUXE3.P1 !28_116
LIOI3_TBYTETERM.ILOGIC_Y1.IDDR.IN_USE 26_57 27_06 27_56
LIOI3_TBYTETERM.ILOGIC_Y1.IDDR_OR_ISERDES.IN_USE 26_57 27_56
LIOI3_TBYTETERM.ILOGIC_Y1.IFF.DDR_CLK_EDGE.OPPOSITE_EDGE 26_29 !27_28
LIOI3_TBYTETERM.ILOGIC_Y1.IFF.DDR_CLK_EDGE.SAME_EDGE !26_29 27_28
LIOI3_TBYTETERM.ILOGIC_Y1.IFF.DDR_CLK_EDGE.SAME_EDGE_PIPELINED !26_29 !27_28
LIOI3_TBYTETERM.ILOGIC_Y1.IFF.INV_OCLK 29_03
LIOI3_TBYTETERM.ILOGIC_Y1.IFF.SRTYPE.ASYNC !28_60
LIOI3_TBYTETERM.ILOGIC_Y1.IFF.SRTYPE.SYNC 28_60
@ -130,6 +133,7 @@ LIOI3_TBYTETERM.ILOGIC_Y1.ZINV_D 28_18
LIOI3_TBYTETERM.ILOGIC_Y1.IDELMUXE3.P0 28_26
LIOI3_TBYTETERM.ILOGIC_Y1.IDELMUXE3.P1 !28_26
LIOI3_TBYTETERM.ILOGIC_Y1.IFFDELMUXE3.P0 29_11
LIOI3_TBYTETERM.ILOGIC_Y1.IFFDELMUXE3.P1 !29_11
LIOI3_TBYTETERM.IOI_OCLK_0.IOI_LEAF_GCLK0 28_83 28_95 29_88
LIOI3_TBYTETERM.IOI_OCLK_0.IOI_LEAF_GCLK1 28_83 28_97 29_88
LIOI3_TBYTETERM.IOI_OCLK_0.IOI_LEAF_GCLK2 28_83 29_88 29_94

4
artix7/segbits_lioi3_tbyteterm.origin_info.db
View File

@ -44,6 +44,7 @@ LIOI3_TBYTETERM.ILOGIC_Y0.IDDR.IN_USE origin:035b-iob-iserdes 26_121 26_71 27_70
LIOI3_TBYTETERM.ILOGIC_Y0.IDDR_OR_ISERDES.IN_USE origin:035b-iob-iserdes 26_71 27_70
LIOI3_TBYTETERM.ILOGIC_Y0.IFF.DDR_CLK_EDGE.OPPOSITE_EDGE origin:035-iob-ilogic !26_99 27_98
LIOI3_TBYTETERM.ILOGIC_Y0.IFF.DDR_CLK_EDGE.SAME_EDGE origin:035-iob-ilogic !27_98 26_99
LIOI3_TBYTETERM.ILOGIC_Y0.IFF.DDR_CLK_EDGE.SAME_EDGE_PIPELINED origin:035-iob-ilogic !26_99 !27_98
LIOI3_TBYTETERM.ILOGIC_Y0.IFF.INV_OCLK origin:035-iob-ilogic 28_124
LIOI3_TBYTETERM.ILOGIC_Y0.IFF.SRTYPE.ASYNC origin:035-iob-ilogic !29_67
LIOI3_TBYTETERM.ILOGIC_Y0.IFF.SRTYPE.SYNC origin:035-iob-ilogic 29_67
@ -85,10 +86,12 @@ LIOI3_TBYTETERM.ILOGIC_Y0.ZINV_D origin:035-iob-ilogic 29_109
LIOI3_TBYTETERM.ILOGIC_Y0.IDELMUXE3.P0 origin:035-iob-ilogic 29_101
LIOI3_TBYTETERM.ILOGIC_Y0.IDELMUXE3.P1 origin:035-iob-ilogic !29_101
LIOI3_TBYTETERM.ILOGIC_Y0.IFFDELMUXE3.P0 origin:035-iob-ilogic 28_116
LIOI3_TBYTETERM.ILOGIC_Y0.IFFDELMUXE3.P1 origin:035-iob-ilogic !28_116
LIOI3_TBYTETERM.ILOGIC_Y1.IDDR.IN_USE origin:035b-iob-iserdes 26_57 27_06 27_56
LIOI3_TBYTETERM.ILOGIC_Y1.IDDR_OR_ISERDES.IN_USE origin:035b-iob-iserdes 26_57 27_56
LIOI3_TBYTETERM.ILOGIC_Y1.IFF.DDR_CLK_EDGE.OPPOSITE_EDGE origin:035-iob-ilogic !27_28 26_29
LIOI3_TBYTETERM.ILOGIC_Y1.IFF.DDR_CLK_EDGE.SAME_EDGE origin:035-iob-ilogic !26_29 27_28
LIOI3_TBYTETERM.ILOGIC_Y1.IFF.DDR_CLK_EDGE.SAME_EDGE_PIPELINED origin:035-iob-ilogic !26_29 !27_28
LIOI3_TBYTETERM.ILOGIC_Y1.IFF.INV_OCLK origin:035-iob-ilogic 29_03
LIOI3_TBYTETERM.ILOGIC_Y1.IFF.SRTYPE.ASYNC origin:035-iob-ilogic !28_60
LIOI3_TBYTETERM.ILOGIC_Y1.IFF.SRTYPE.SYNC origin:035-iob-ilogic 28_60
@ -130,6 +133,7 @@ LIOI3_TBYTETERM.ILOGIC_Y1.ZINV_D origin:035-iob-ilogic 28_18
LIOI3_TBYTETERM.ILOGIC_Y1.IDELMUXE3.P0 origin:035-iob-ilogic 28_26
LIOI3_TBYTETERM.ILOGIC_Y1.IDELMUXE3.P1 origin:035-iob-ilogic !28_26
LIOI3_TBYTETERM.ILOGIC_Y1.IFFDELMUXE3.P0 origin:035-iob-ilogic 29_11
LIOI3_TBYTETERM.ILOGIC_Y1.IFFDELMUXE3.P1 origin:035-iob-ilogic !29_11
LIOI3_TBYTETERM.IOI_OCLK_0.IOI_LEAF_GCLK0 origin:037-iob-pips 28_83 28_95 29_88
LIOI3_TBYTETERM.IOI_OCLK_0.IOI_LEAF_GCLK1 origin:037-iob-pips 28_83 28_97 29_88
LIOI3_TBYTETERM.IOI_OCLK_0.IOI_LEAF_GCLK2 origin:037-iob-pips 28_83 29_88 29_94

4
artix7/segbits_rioi3.db
View File

@ -44,6 +44,7 @@ RIOI3.ILOGIC_Y0.IDDR.IN_USE 26_71 26_121 27_70
RIOI3.ILOGIC_Y0.IDDR_OR_ISERDES.IN_USE 26_71 27_70
RIOI3.ILOGIC_Y0.IFF.DDR_CLK_EDGE.OPPOSITE_EDGE !26_99 27_98
RIOI3.ILOGIC_Y0.IFF.DDR_CLK_EDGE.SAME_EDGE 26_99 !27_98
RIOI3.ILOGIC_Y0.IFF.DDR_CLK_EDGE.SAME_EDGE_PIPELINED !26_99 !27_98
RIOI3.ILOGIC_Y0.IFF.INV_OCLK 28_124
RIOI3.ILOGIC_Y0.IFF.SRTYPE.ASYNC !29_67
RIOI3.ILOGIC_Y0.IFF.SRTYPE.SYNC 29_67
@ -85,10 +86,12 @@ RIOI3.ILOGIC_Y0.ZINV_D 29_109
RIOI3.ILOGIC_Y0.IDELMUXE3.P0 29_101
RIOI3.ILOGIC_Y0.IDELMUXE3.P1 !29_101
RIOI3.ILOGIC_Y0.IFFDELMUXE3.P0 28_116
RIOI3.ILOGIC_Y0.IFFDELMUXE3.P1 !28_116
RIOI3.ILOGIC_Y1.IDDR.IN_USE 26_57 27_06 27_56
RIOI3.ILOGIC_Y1.IDDR_OR_ISERDES.IN_USE 26_57 27_56
RIOI3.ILOGIC_Y1.IFF.DDR_CLK_EDGE.OPPOSITE_EDGE 26_29 !27_28
RIOI3.ILOGIC_Y1.IFF.DDR_CLK_EDGE.SAME_EDGE !26_29 27_28
RIOI3.ILOGIC_Y1.IFF.DDR_CLK_EDGE.SAME_EDGE_PIPELINED !26_29 !27_28
RIOI3.ILOGIC_Y1.IFF.INV_OCLK 29_03
RIOI3.ILOGIC_Y1.IFF.SRTYPE.ASYNC !28_60
RIOI3.ILOGIC_Y1.IFF.SRTYPE.SYNC 28_60
@ -130,6 +133,7 @@ RIOI3.ILOGIC_Y1.ZINV_D 28_18
RIOI3.ILOGIC_Y1.IDELMUXE3.P0 28_26
RIOI3.ILOGIC_Y1.IDELMUXE3.P1 !28_26
RIOI3.ILOGIC_Y1.IFFDELMUXE3.P0 29_11
RIOI3.ILOGIC_Y1.IFFDELMUXE3.P1 !29_11
RIOI3.IOI_OCLK_0.IOI_LEAF_GCLK0 28_83 28_95 29_88
RIOI3.IOI_OCLK_0.IOI_LEAF_GCLK1 28_83 28_97 29_88
RIOI3.IOI_OCLK_0.IOI_LEAF_GCLK2 28_83 29_88 29_94

4
artix7/segbits_rioi3.origin_info.db
View File

@ -44,6 +44,7 @@ RIOI3.ILOGIC_Y0.IDDR.IN_USE origin:035b-iob-iserdes 26_121 26_71 27_70
RIOI3.ILOGIC_Y0.IDDR_OR_ISERDES.IN_USE origin:035b-iob-iserdes 26_71 27_70
RIOI3.ILOGIC_Y0.IFF.DDR_CLK_EDGE.OPPOSITE_EDGE origin:035-iob-ilogic !26_99 27_98
RIOI3.ILOGIC_Y0.IFF.DDR_CLK_EDGE.SAME_EDGE origin:035-iob-ilogic !27_98 26_99
RIOI3.ILOGIC_Y0.IFF.DDR_CLK_EDGE.SAME_EDGE_PIPELINED origin:035-iob-ilogic !26_99 !27_98
RIOI3.ILOGIC_Y0.IFF.INV_OCLK origin:035-iob-ilogic 28_124
RIOI3.ILOGIC_Y0.IFF.SRTYPE.ASYNC origin:035-iob-ilogic !29_67
RIOI3.ILOGIC_Y0.IFF.SRTYPE.SYNC origin:035-iob-ilogic 29_67
@ -85,10 +86,12 @@ RIOI3.ILOGIC_Y0.ZINV_D origin:035-iob-ilogic 29_109
RIOI3.ILOGIC_Y0.IDELMUXE3.P0 origin:035-iob-ilogic 29_101
RIOI3.ILOGIC_Y0.IDELMUXE3.P1 origin:035-iob-ilogic !29_101
RIOI3.ILOGIC_Y0.IFFDELMUXE3.P0 origin:035-iob-ilogic 28_116
RIOI3.ILOGIC_Y0.IFFDELMUXE3.P1 origin:035-iob-ilogic !28_116
RIOI3.ILOGIC_Y1.IDDR.IN_USE origin:035b-iob-iserdes 26_57 27_06 27_56
RIOI3.ILOGIC_Y1.IDDR_OR_ISERDES.IN_USE origin:035b-iob-iserdes 26_57 27_56
RIOI3.ILOGIC_Y1.IFF.DDR_CLK_EDGE.OPPOSITE_EDGE origin:035-iob-ilogic !27_28 26_29
RIOI3.ILOGIC_Y1.IFF.DDR_CLK_EDGE.SAME_EDGE origin:035-iob-ilogic !26_29 27_28
RIOI3.ILOGIC_Y1.IFF.DDR_CLK_EDGE.SAME_EDGE_PIPELINED origin:035-iob-ilogic !26_29 !27_28
RIOI3.ILOGIC_Y1.IFF.INV_OCLK origin:035-iob-ilogic 29_03
RIOI3.ILOGIC_Y1.IFF.SRTYPE.ASYNC origin:035-iob-ilogic !28_60
RIOI3.ILOGIC_Y1.IFF.SRTYPE.SYNC origin:035-iob-ilogic 28_60
@ -130,6 +133,7 @@ RIOI3.ILOGIC_Y1.ZINV_D origin:035-iob-ilogic 28_18
RIOI3.ILOGIC_Y1.IDELMUXE3.P0 origin:035-iob-ilogic 28_26
RIOI3.ILOGIC_Y1.IDELMUXE3.P1 origin:035-iob-ilogic !28_26
RIOI3.ILOGIC_Y1.IFFDELMUXE3.P0 origin:035-iob-ilogic 29_11
RIOI3.ILOGIC_Y1.IFFDELMUXE3.P1 origin:035-iob-ilogic !29_11
RIOI3.IOI_OCLK_0.IOI_LEAF_GCLK0 origin:037-iob-pips 28_83 28_95 29_88
RIOI3.IOI_OCLK_0.IOI_LEAF_GCLK1 origin:037-iob-pips 28_83 28_97 29_88
RIOI3.IOI_OCLK_0.IOI_LEAF_GCLK2 origin:037-iob-pips 28_83 29_88 29_94

4
artix7/segbits_rioi3_tbytesrc.db
View File

@ -44,6 +44,7 @@ RIOI3_TBYTESRC.ILOGIC_Y0.IDDR.IN_USE 26_71 26_121 27_70
RIOI3_TBYTESRC.ILOGIC_Y0.IDDR_OR_ISERDES.IN_USE 26_71 27_70
RIOI3_TBYTESRC.ILOGIC_Y0.IFF.DDR_CLK_EDGE.OPPOSITE_EDGE !26_99 27_98
RIOI3_TBYTESRC.ILOGIC_Y0.IFF.DDR_CLK_EDGE.SAME_EDGE 26_99 !27_98
RIOI3_TBYTESRC.ILOGIC_Y0.IFF.DDR_CLK_EDGE.SAME_EDGE_PIPELINED !26_99 !27_98
RIOI3_TBYTESRC.ILOGIC_Y0.IFF.INV_OCLK 28_124
RIOI3_TBYTESRC.ILOGIC_Y0.IFF.SRTYPE.ASYNC !29_67
RIOI3_TBYTESRC.ILOGIC_Y0.IFF.SRTYPE.SYNC 29_67
@ -85,10 +86,12 @@ RIOI3_TBYTESRC.ILOGIC_Y0.ZINV_D 29_109
RIOI3_TBYTESRC.ILOGIC_Y0.IDELMUXE3.P0 29_101
RIOI3_TBYTESRC.ILOGIC_Y0.IDELMUXE3.P1 !29_101
RIOI3_TBYTESRC.ILOGIC_Y0.IFFDELMUXE3.P0 28_116
RIOI3_TBYTESRC.ILOGIC_Y0.IFFDELMUXE3.P1 !28_116
RIOI3_TBYTESRC.ILOGIC_Y1.IDDR.IN_USE 26_57 27_06 27_56
RIOI3_TBYTESRC.ILOGIC_Y1.IDDR_OR_ISERDES.IN_USE 26_57 27_56
RIOI3_TBYTESRC.ILOGIC_Y1.IFF.DDR_CLK_EDGE.OPPOSITE_EDGE 26_29 !27_28
RIOI3_TBYTESRC.ILOGIC_Y1.IFF.DDR_CLK_EDGE.SAME_EDGE !26_29 27_28
RIOI3_TBYTESRC.ILOGIC_Y1.IFF.DDR_CLK_EDGE.SAME_EDGE_PIPELINED !26_29 !27_28
RIOI3_TBYTESRC.ILOGIC_Y1.IFF.INV_OCLK 29_03
RIOI3_TBYTESRC.ILOGIC_Y1.IFF.SRTYPE.ASYNC !28_60
RIOI3_TBYTESRC.ILOGIC_Y1.IFF.SRTYPE.SYNC 28_60
@ -130,6 +133,7 @@ RIOI3_TBYTESRC.ILOGIC_Y1.ZINV_D 28_18
RIOI3_TBYTESRC.ILOGIC_Y1.IDELMUXE3.P0 28_26
RIOI3_TBYTESRC.ILOGIC_Y1.IDELMUXE3.P1 !28_26
RIOI3_TBYTESRC.ILOGIC_Y1.IFFDELMUXE3.P0 29_11
RIOI3_TBYTESRC.ILOGIC_Y1.IFFDELMUXE3.P1 !29_11
RIOI3_TBYTESRC.IOI_OCLK_0.IOI_LEAF_GCLK0 28_83 28_95 29_88
RIOI3_TBYTESRC.IOI_OCLK_0.IOI_LEAF_GCLK1 28_83 28_97 29_88
RIOI3_TBYTESRC.IOI_OCLK_0.IOI_LEAF_GCLK2 28_83 29_88 29_94

4
artix7/segbits_rioi3_tbytesrc.origin_info.db
View File

@ -44,6 +44,7 @@ RIOI3_TBYTESRC.ILOGIC_Y0.IDDR.IN_USE origin:035b-iob-iserdes 26_121 26_71 27_70
RIOI3_TBYTESRC.ILOGIC_Y0.IDDR_OR_ISERDES.IN_USE origin:035b-iob-iserdes 26_71 27_70
RIOI3_TBYTESRC.ILOGIC_Y0.IFF.DDR_CLK_EDGE.OPPOSITE_EDGE origin:035-iob-ilogic !26_99 27_98
RIOI3_TBYTESRC.ILOGIC_Y0.IFF.DDR_CLK_EDGE.SAME_EDGE origin:035-iob-ilogic !27_98 26_99
RIOI3_TBYTESRC.ILOGIC_Y0.IFF.DDR_CLK_EDGE.SAME_EDGE_PIPELINED origin:035-iob-ilogic !26_99 !27_98
RIOI3_TBYTESRC.ILOGIC_Y0.IFF.INV_OCLK origin:035-iob-ilogic 28_124
RIOI3_TBYTESRC.ILOGIC_Y0.IFF.SRTYPE.ASYNC origin:035-iob-ilogic !29_67
RIOI3_TBYTESRC.ILOGIC_Y0.IFF.SRTYPE.SYNC origin:035-iob-ilogic 29_67
@ -85,10 +86,12 @@ RIOI3_TBYTESRC.ILOGIC_Y0.ZINV_D origin:035-iob-ilogic 29_109
RIOI3_TBYTESRC.ILOGIC_Y0.IDELMUXE3.P0 origin:035-iob-ilogic 29_101
RIOI3_TBYTESRC.ILOGIC_Y0.IDELMUXE3.P1 origin:035-iob-ilogic !29_101
RIOI3_TBYTESRC.ILOGIC_Y0.IFFDELMUXE3.P0 origin:035-iob-ilogic 28_116
RIOI3_TBYTESRC.ILOGIC_Y0.IFFDELMUXE3.P1 origin:035-iob-ilogic !28_116
RIOI3_TBYTESRC.ILOGIC_Y1.IDDR.IN_USE origin:035b-iob-iserdes 26_57 27_06 27_56
RIOI3_TBYTESRC.ILOGIC_Y1.IDDR_OR_ISERDES.IN_USE origin:035b-iob-iserdes 26_57 27_56
RIOI3_TBYTESRC.ILOGIC_Y1.IFF.DDR_CLK_EDGE.OPPOSITE_EDGE origin:035-iob-ilogic !27_28 26_29
RIOI3_TBYTESRC.ILOGIC_Y1.IFF.DDR_CLK_EDGE.SAME_EDGE origin:035-iob-ilogic !26_29 27_28
RIOI3_TBYTESRC.ILOGIC_Y1.IFF.DDR_CLK_EDGE.SAME_EDGE_PIPELINED origin:035-iob-ilogic !26_29 !27_28
RIOI3_TBYTESRC.ILOGIC_Y1.IFF.INV_OCLK origin:035-iob-ilogic 29_03
RIOI3_TBYTESRC.ILOGIC_Y1.IFF.SRTYPE.ASYNC origin:035-iob-ilogic !28_60
RIOI3_TBYTESRC.ILOGIC_Y1.IFF.SRTYPE.SYNC origin:035-iob-ilogic 28_60
@ -130,6 +133,7 @@ RIOI3_TBYTESRC.ILOGIC_Y1.ZINV_D origin:035-iob-ilogic 28_18
RIOI3_TBYTESRC.ILOGIC_Y1.IDELMUXE3.P0 origin:035-iob-ilogic 28_26
RIOI3_TBYTESRC.ILOGIC_Y1.IDELMUXE3.P1 origin:035-iob-ilogic !28_26
RIOI3_TBYTESRC.ILOGIC_Y1.IFFDELMUXE3.P0 origin:035-iob-ilogic 29_11
RIOI3_TBYTESRC.ILOGIC_Y1.IFFDELMUXE3.P1 origin:035-iob-ilogic !29_11
RIOI3_TBYTESRC.IOI_OCLK_0.IOI_LEAF_GCLK0 origin:037-iob-pips 28_83 28_95 29_88
RIOI3_TBYTESRC.IOI_OCLK_0.IOI_LEAF_GCLK1 origin:037-iob-pips 28_83 28_97 29_88
RIOI3_TBYTESRC.IOI_OCLK_0.IOI_LEAF_GCLK2 origin:037-iob-pips 28_83 29_88 29_94

4
artix7/segbits_rioi3_tbyteterm.db
View File

@ -44,6 +44,7 @@ RIOI3_TBYTETERM.ILOGIC_Y0.IDDR.IN_USE 26_71 26_121 27_70
RIOI3_TBYTETERM.ILOGIC_Y0.IDDR_OR_ISERDES.IN_USE 26_71 27_70
RIOI3_TBYTETERM.ILOGIC_Y0.IFF.DDR_CLK_EDGE.OPPOSITE_EDGE !26_99 27_98
RIOI3_TBYTETERM.ILOGIC_Y0.IFF.DDR_CLK_EDGE.SAME_EDGE 26_99 !27_98
RIOI3_TBYTETERM.ILOGIC_Y0.IFF.DDR_CLK_EDGE.SAME_EDGE_PIPELINED !26_99 !27_98
RIOI3_TBYTETERM.ILOGIC_Y0.IFF.INV_OCLK 28_124
RIOI3_TBYTETERM.ILOGIC_Y0.IFF.SRTYPE.ASYNC !29_67
RIOI3_TBYTETERM.ILOGIC_Y0.IFF.SRTYPE.SYNC 29_67
@ -85,10 +86,12 @@ RIOI3_TBYTETERM.ILOGIC_Y0.ZINV_D 29_109
RIOI3_TBYTETERM.ILOGIC_Y0.IDELMUXE3.P0 29_101
RIOI3_TBYTETERM.ILOGIC_Y0.IDELMUXE3.P1 !29_101
RIOI3_TBYTETERM.ILOGIC_Y0.IFFDELMUXE3.P0 28_116
RIOI3_TBYTETERM.ILOGIC_Y0.IFFDELMUXE3.P1 !28_116
RIOI3_TBYTETERM.ILOGIC_Y1.IDDR.IN_USE 26_57 27_06 27_56
RIOI3_TBYTETERM.ILOGIC_Y1.IDDR_OR_ISERDES.IN_USE 26_57 27_56
RIOI3_TBYTETERM.ILOGIC_Y1.IFF.DDR_CLK_EDGE.OPPOSITE_EDGE 26_29 !27_28
RIOI3_TBYTETERM.ILOGIC_Y1.IFF.DDR_CLK_EDGE.SAME_EDGE !26_29 27_28
RIOI3_TBYTETERM.ILOGIC_Y1.IFF.DDR_CLK_EDGE.SAME_EDGE_PIPELINED !26_29 !27_28
RIOI3_TBYTETERM.ILOGIC_Y1.IFF.INV_OCLK 29_03
RIOI3_TBYTETERM.ILOGIC_Y1.IFF.SRTYPE.ASYNC !28_60
RIOI3_TBYTETERM.ILOGIC_Y1.IFF.SRTYPE.SYNC 28_60
@ -130,6 +133,7 @@ RIOI3_TBYTETERM.ILOGIC_Y1.ZINV_D 28_18
RIOI3_TBYTETERM.ILOGIC_Y1.IDELMUXE3.P0 28_26
RIOI3_TBYTETERM.ILOGIC_Y1.IDELMUXE3.P1 !28_26
RIOI3_TBYTETERM.ILOGIC_Y1.IFFDELMUXE3.P0 29_11
RIOI3_TBYTETERM.ILOGIC_Y1.IFFDELMUXE3.P1 !29_11
RIOI3_TBYTETERM.IOI_OCLK_0.IOI_LEAF_GCLK0 28_83 28_95 29_88
RIOI3_TBYTETERM.IOI_OCLK_0.IOI_LEAF_GCLK1 28_83 28_97 29_88
RIOI3_TBYTETERM.IOI_OCLK_0.IOI_LEAF_GCLK2 28_83 29_88 29_94

4
artix7/segbits_rioi3_tbyteterm.origin_info.db
View File

@ -44,6 +44,7 @@ RIOI3_TBYTETERM.ILOGIC_Y0.IDDR.IN_USE origin:035b-iob-iserdes 26_121 26_71 27_70
RIOI3_TBYTETERM.ILOGIC_Y0.IDDR_OR_ISERDES.IN_USE origin:035b-iob-iserdes 26_71 27_70
RIOI3_TBYTETERM.ILOGIC_Y0.IFF.DDR_CLK_EDGE.OPPOSITE_EDGE origin:035-iob-ilogic !26_99 27_98
RIOI3_TBYTETERM.ILOGIC_Y0.IFF.DDR_CLK_EDGE.SAME_EDGE origin:035-iob-ilogic !27_98 26_99
RIOI3_TBYTETERM.ILOGIC_Y0.IFF.DDR_CLK_EDGE.SAME_EDGE_PIPELINED origin:035-iob-ilogic !26_99 !27_98
RIOI3_TBYTETERM.ILOGIC_Y0.IFF.INV_OCLK origin:035-iob-ilogic 28_124
RIOI3_TBYTETERM.ILOGIC_Y0.IFF.SRTYPE.ASYNC origin:035-iob-ilogic !29_67
RIOI3_TBYTETERM.ILOGIC_Y0.IFF.SRTYPE.SYNC origin:035-iob-ilogic 29_67
@ -85,10 +86,12 @@ RIOI3_TBYTETERM.ILOGIC_Y0.ZINV_D origin:035-iob-ilogic 29_109
RIOI3_TBYTETERM.ILOGIC_Y0.IDELMUXE3.P0 origin:035-iob-ilogic 29_101
RIOI3_TBYTETERM.ILOGIC_Y0.IDELMUXE3.P1 origin:035-iob-ilogic !29_101
RIOI3_TBYTETERM.ILOGIC_Y0.IFFDELMUXE3.P0 origin:035-iob-ilogic 28_116
RIOI3_TBYTETERM.ILOGIC_Y0.IFFDELMUXE3.P1 origin:035-iob-ilogic !28_116
RIOI3_TBYTETERM.ILOGIC_Y1.IDDR.IN_USE origin:035b-iob-iserdes 26_57 27_06 27_56
RIOI3_TBYTETERM.ILOGIC_Y1.IDDR_OR_ISERDES.IN_USE origin:035b-iob-iserdes 26_57 27_56
RIOI3_TBYTETERM.ILOGIC_Y1.IFF.DDR_CLK_EDGE.OPPOSITE_EDGE origin:035-iob-ilogic !27_28 26_29
RIOI3_TBYTETERM.ILOGIC_Y1.IFF.DDR_CLK_EDGE.SAME_EDGE origin:035-iob-ilogic !26_29 27_28
RIOI3_TBYTETERM.ILOGIC_Y1.IFF.DDR_CLK_EDGE.SAME_EDGE_PIPELINED origin:035-iob-ilogic !26_29 !27_28
RIOI3_TBYTETERM.ILOGIC_Y1.IFF.INV_OCLK origin:035-iob-ilogic 29_03
RIOI3_TBYTETERM.ILOGIC_Y1.IFF.SRTYPE.ASYNC origin:035-iob-ilogic !28_60
RIOI3_TBYTETERM.ILOGIC_Y1.IFF.SRTYPE.SYNC origin:035-iob-ilogic 28_60
@ -130,6 +133,7 @@ RIOI3_TBYTETERM.ILOGIC_Y1.ZINV_D origin:035-iob-ilogic 28_18
RIOI3_TBYTETERM.ILOGIC_Y1.IDELMUXE3.P0 origin:035-iob-ilogic 28_26
RIOI3_TBYTETERM.ILOGIC_Y1.IDELMUXE3.P1 origin:035-iob-ilogic !28_26
RIOI3_TBYTETERM.ILOGIC_Y1.IFFDELMUXE3.P0 origin:035-iob-ilogic 29_11
RIOI3_TBYTETERM.ILOGIC_Y1.IFFDELMUXE3.P1 origin:035-iob-ilogic !29_11
RIOI3_TBYTETERM.IOI_OCLK_0.IOI_LEAF_GCLK0 origin:037-iob-pips 28_83 28_95 29_88
RIOI3_TBYTETERM.IOI_OCLK_0.IOI_LEAF_GCLK1 origin:037-iob-pips 28_83 28_97 29_88
RIOI3_TBYTETERM.IOI_OCLK_0.IOI_LEAF_GCLK2 origin:037-iob-pips 28_83 29_88 29_94