* Add alternate clock routes * Add pins for alternate signals * Add more pips and placeholder for metadata * Add data/mask for pips * Add pips for testing * fix CPE_CPLINES OUTx inputs * resources * Added rest of CP lines pips * Change to block and resource * Fix chip database error * Timing data for CP lines * Fix bitstream * Bump database version |
||
|---|---|---|
| delay | ||
| docs | ||
| gatemate | ||
| libgm | ||
| schematics/cpe | ||
| tools | ||
| .gitignore | ||
| .readthedocs.yaml | ||
| COPYING | ||
| README.md | ||
| decompress.py | ||
| delay.sh | ||
| environment.sh | ||
README.md
Project Peppercorn
GateMate FPGAs Bitstream Documentation and Tools
Credits
Code is heavily based on prjtrellis. Special thanks goes to @gatecat
License
All software (code, associated documentation, support files, etc) in the
Project Peppercorn repository are licensed under the very permissive
ISC Licence. A copy can be found in the COPYING file.
All new contributions must also be released under this license.