Andreas Galauner 43fcc6ce2c Add ID and spiOverJtag bitstream for Stratix V GS D5

2024-10-10 19:59:31 +02:00

..

compatibility

doc/cable: move to yml

2022-02-20 15:47:35 +01:00

guide

DATA_DIR override with environment variable (#333)

2023-04-17 20:55:10 +02:00

vendors

adding support for cyc5000

2024-08-24 21:32:00 -07:00

boards.yml

Merge pull request #481 from acceleratedtech/jwise/ti180-soj

2024-08-31 08:20:04 +02:00

cable.yml

Add support for Numato Systems Mimas A7 board.

2024-06-22 08:03:14 -04:00

conf.py

doc/cable: move to yml

2022-02-20 15:47:35 +01:00

data.py

doc/data: adding an (unused for now) SPIFlash entry

2023-09-21 07:03:41 +02:00

FPGAs.yml

Add ID and spiOverJtag bitstream for Stratix V GS D5

2024-10-10 19:59:31 +02:00

index.rst

…

Makefile

…

requirements.txt

doc: declare board compatibility through a YAML file

2022-01-12 03:00:55 +01:00

todo.rst

…