luke/openFPGALoader
1
0
Fork 0
mirror of https://github.com/trabucayre/openFPGALoader.git synced 2026-08-29 17:39:36 +02:00
Code Issues Packages Projects Releases Wiki Activity
2,068 Commits 22 Branches 25 Tags
8e1e3fb6c5d5e6e12e35666cacc5afd927da658a
Commit Graph
2068 Commits
This Branch
This Branch
All Branches
Author SHA1 Message Date
Gwenhael Goavec-Merou 8e1e3fb6c5 Merge pull request #703 from steward-fu/step-mxo2_v1.1 
Add STEP-MXO2_V1.1 board support
 2026-08-12 16:54:31 +02:00
steward-fu 289506c136 Update board info. 2026-08-10 22:18:14 +08:00
steward-fu c034666ab8 Update chip info. 2026-08-10 19:45:18 +08:00
steward_fu 67e656119f Update info. 2026-08-09 22:46:00 -04:00
steward-fu 41d0189157 Add step-mxo2_v1.1 board support. 2026-08-10 09:19:50 +08:00
Gwenhael Goavec-Merou e20a34400e Merge pull request #701 from pkuzmin/fix-xilinx-spiflash-mcs-prog 
Fix for programming mcs file to unknown SPI flash memory model.
 2026-08-05 22:39:52 +02:00
Pavel Kuzmin 93a78aaa44 Fix for programming mcs file to unknown SPI flash memory model. 2026-08-04 14:54:51 +03:00
Gwenhael Goavec-Merou d402bdbd7b Merge pull request #698 from lhartmann/master 
Fix logic errors on _backend identification.
 2026-07-31 16:27:36 +02:00
Lucas Vinicius Hartmann 8f16d50710 Fix logic errors on _backend identification. 2026-07-31 10:48:24 -03:00
Lucas Hartmann 5d77b4acb6 Add Altera Cyclone II device IDs. (#697) 
* Add EP2C35 device ID, as used on the Altera/Terasic DE2 board.

* Add remaining IDCODE as per Table 3–3 of the Cyclone II Device Handbook.
 2026-07-30 21:46:33 +02:00
Miqeo 0041a20401 Added support for part xcvu7p-flvb2104, idcode 0x14B29093 (#695) 2026-07-24 15:15:40 +02:00
Gwenhael Goavec-Merou e4a987d8b4 Merge pull request #696 from mer0m/master 
Doc: fix exclusive issue in example commands
 2026-07-24 10:19:18 +02:00
Gwenhael Goavec-Merou d0c9da6e77 Merge pull request #694 from kjellpeterson-shotover/master 
add support for digilent jtag-smt4 'cable'
 2026-07-24 10:18:30 +02:00
Gwenhael Goavec-Merou e8201c9010 Merge pull request #693 from daxzio/alinx_axku_boards 
boards: add ALINX AXKU042 and AXKU062 dev boards
 2026-07-24 10:17:37 +02:00
bma e8fe4d80df Doc: fix exclusive issue in example commands 2026-07-24 09:55:34 +02:00
Kjell Peterson 717c92eb9c Update docs for JTAG-SMT4 2026-07-22 10:23:44 -06:00
Kjell Peterson 8cf4c385ef add support for jtag-smt4 'cable' 2026-07-20 13:46:07 -06:00
Gwenhael Goavec-Merou c8452092f9 Merge pull request #692 from gojimmypi/pr-wsl 
Add WSL Instructions
 2026-07-15 00:13:37 +02:00
Dave KeeshanandCursor 2a59256872 boards: add ALINX AXKU042 and AXKU062 dev boards 
Co-authored-by: Cursor <[email protected]>
 2026-07-14 17:46:29 +01:00
gojimmypi cdd4776fda WSL Instructions 2026-07-13 15:33:03 -07:00
Gwenhael Goavec-Merou a266aafa1e Merge pull request #691 from synogate/fix-SST26VF064B-erase 
fix SST26VF064B erase
 2026-07-13 09:06:06 +02:00
MiO 9c96ddd237 fix SST26VF064B erase 2026-07-13 01:03:22 +02:00
Gwenhael Goavec-Merou c9dbf403b4 Merge pull request #688 from daxzio/axku095 
boards: add ALINX AXKU095 (XCKU095-FFVA1156)
 2026-07-12 14:12:19 +02:00
Gwenhael Goavec-Merou 36c57a6535 Merge pull request #679 from gzalo/add-usb-blaster-passive-serial 
Add Passive Serial mode for USB Blaster (Altera/Intel)
 2026-07-12 14:07:03 +02:00
Dave Keeshan 6d787b4053 boards: add ALINX AXKU095 (XCKU095-FFVA1156) 
Add board preset for the Alinx AXKU095 Kintex UltraScale dev board,
using the Digilent HS2 cable (FT232H). Tested JTAG detect and SRAM
programming with IDCODE 0x23844093.
 2026-07-04 00:17:21 +01:00
Gwenhael Goavec-Merou d52abf7059 Merge pull request #685 from poleguy-shure/xcau7p-support 
Xcau7p support
 2026-07-02 09:18:48 +02:00
Gwenhael Goavec-Merou 6633700665 Merge pull request #659 from aisuneko/cmsisdap_backend 
Add USB Bulk backend support for cmsisDAP
 2026-07-02 09:18:03 +02:00
Gwenhael Goavec-Merou bba86d8be3 cmsisDAP: v1: uses INFO_ID_MAX_PKT_SZ to fix xfer length 2026-07-02 08:44:29 +02:00
Gwenhael Goavec-Merou 468f787fdf cmsisDAP: initWithHID: displays index not device_idx (not updated when not found) 2026-07-02 08:44:20 +02:00
Gwenhael Goavec-Merou 58aadf8c3a cmsisDAP: move init/dapConnect at CTOR level to avoid dupplicate 2026-07-02 08:44:09 +02:00
Gwenhael Goavec-Merou dfcc540daa cmsisDAP: only throw exception in CTOR method 2026-07-02 08:43:56 +02:00
aisuneko icecat 53180a83f2 cmsisdap: add support for USB Bulk backend 2026-07-02 08:43:35 +02:00
aisuneko icecat b8036312cd cable: add Sipeed SLogic Combo 8 support 2026-07-02 08:43:23 +02:00
Gwenhael Goavec-Merou 5b3db15d3b Merge pull request #687 from BrisbaneSilicon/master 
board.hpp: Add epm11
 2026-07-02 07:51:07 +02:00
Craig Haywood 85a7a95e21 board.hpp: Add epm11 2026-07-02 14:51:18 +10:00
Gwenhael Goavec-Merou 5de70adbc2 Merge pull request #686 from haomjc/bpi-dumpflash-support 
xilinx: add BPI parallel NOR support to dumpFlash()
 2026-07-01 16:28:41 +02:00
haomjc 1846415ab8 xilinx: add BPI parallel NOR support to dumpFlash() 
BPI (parallel CFI NOR) flash support was added in #676 for
program_bpi/write, but Xilinx::dumpFlash() only handles the XC95/XCF
and SPI (PRIMARY_FLASH/SECONDARY_FLASH) paths. On boards where
_is_bpi_board is set, --dump-flash silently falls through to the SPI
FlashInterface, producing garbage instead of reading the BPI NOR.

This adds a BPI branch mirroring the existing write path: load the
BPI JTAG bridge if needed, detect the flash, read the requested
region into the target BPI flash's buffer, and write it out.

Tested on a Kintex-7 XC7K480T board with a Micron MT28GU512AAA1EGC
BPI NOR (digilent_hs2 cable): wrote random data to a scratch flash
region with --write-flash, read it back with the patched
--dump-flash, and confirmed the two are byte-identical.
 2026-07-01 15:24:35 +02:00
Nicholas Dietz 775e5cc3dd spiFlashdb: add GigaDevice GD25Q256E (0xc86019) 2026-07-01 14:55:42 +02:00
Nicholas Dietz 305801c894 spiFlashdb: add Winbond W25Q256PW (0xef6019, 0xef8019) 2026-07-01 14:55:38 +02:00
Nicholas Dietz 09e250b856 xilinx: fail write-flash on SPI access errors; improve open-file errors 2026-07-01 14:55:32 +02:00
Nicholas Dietz ed82b6de3b xilinx: add xcau7p-sbvc484 support over JTAG 2026-07-01 14:54:26 +02:00
Gwenhael Goavec-Merou d90fa0ca85 Merge pull request #676 from boondocklabs/master 
Add support for alibaba cloud xcku3p card
 2026-06-25 15:30:24 +02:00
Matt Thompson 7478e2804b Add support for alibaba cloud xcku3p card 2026-06-25 15:29:02 +02:00
Gwenhael Goavec-Merou 78d3508428 Merge pull request #663 from gHashTag/feat/qmtech-xc7a100t-board 
feat: add QMTech XC7A100T (FGG676) board support
 2026-06-25 15:14:31 +02:00
Gwenhael Goavec-Merou a1c4208510 Merge pull request #671 from MYJ695/master 
Fix DNA read on Zynq devices
 2026-06-25 15:12:11 +02:00
Gwenhael Goavec-Merou 2829abd10e Merge pull request #684 from matschi95/efinix_ti375n484 
Add Efinix Ti375N484 support
 2026-06-25 15:10:51 +02:00
Mario Reisinger f60df2989b Add Efinix Ti375N484 support 2026-06-25 11:15:48 +02:00
Gwenhael Goavec-Merou fbba530ea8 Merge pull request #662 from aisuneko/svf_feat 
Fix incorrect handling of spaces and newlines in SVF bitstreams and add progressbar
 2026-06-22 09:03:25 +02:00
Gwenhael Goavec-Merou cf7d293a33 Merge pull request #683 from pftbest/fix-xvc-read 
xvc_client: block until full reply received, fixes errors on a slow network
 2026-06-21 08:16:20 +02:00
Vasilev DmitriiandgHashTag 2735ee5d6e fix(spiOverJtag): package-specific FGG676 bitstream build for QMTech XC7A100T (#682) 
* fix(spiOverJtag): package-specific FGG676 bitstream build for QMTech XC7A100T

- Makefile: add xc7a100tfgg676 target
- build.py: parse device+package form (e.g. xc7a100tfgg676), stop aliasing
  a package-specific bitstream to other packages via symlink
- constr_xc7a_fgg676.xdc: set BITSTREAM.STARTUP.STARTUPCLK JtagClk (camelCase;
  all-caps JTAGCLK is silently rejected and falls back to Cclk, leaving EOS=0
  over JTAG), correct SPI pins to LVCMOS33 per QMTech schematic
- README.md: document package-specific bitstream build
- remove stale spiOverJtag_xc7a100tfgg676.bit.gz (rebuilt by above)

* spiOverJtag: reword FGG676 SPI-flash pin comment as package-level

These pins are fixed by the XC7A*T-FGG676 package, not by the QMTech board.
Reword the comment to reflect that any XC7A35T/50T/75T/100T/200T in the FGG676
package routes the SPI-flash signals to the same balls. Keep the QMTech
schematic only as the cross-check reference. No pin values changed.

Addresses trabucayre review on constr_xc7a_fgg676.xdc.

---------

Co-authored-by: gHashTag <[email protected]>
 2026-06-20 11:35:53 +02:00