Gwenhael Goavec-Merou
|
1ef72b0da6
|
add interface id in mpsse_bit_config.
|
2020-03-07 07:19:20 +01:00 |
|
Gwenhael Goavec-Merou
|
9c9348f7d0
|
rename ftdijtag to jtag
- drop everything about ftdi
- use jtagInterface to communicate with hardware
- for all class using jtag: rename FtdiJtag -> Jtag
|
2020-03-06 09:05:57 +01:00 |
|
Gwenhael Goavec-Merou
|
890fc3c767
|
ftdispi: pass BITMODE_MPSSE to ftdipp_mpsse init
|
2020-03-06 08:25:43 +01:00 |
|
Gwenhael Goavec-Merou
|
5eb4286cb4
|
ftdipp_mpsse: init take ftdi mode
|
2020-03-06 08:24:49 +01:00 |
|
Gwenhael Goavec-Merou
|
7b4902c460
|
ftdiJtagMPSSE: implementation of jtagInterface for ftdi MPSSE communication
|
2020-03-05 20:00:33 +01:00 |
|
Gwenhael Goavec-Merou
|
cc9da9cc9c
|
jtagInterface: introduce abstraction between jtag implementation and hardware
|
2020-03-05 19:53:35 +01:00 |
|
Gwenhael Goavec-Merou
|
e11e5675ed
|
add support for Colorlight 5A-75B v7
|
2020-02-22 21:02:47 +01:00 |
|
Gwenhael Goavec-Merou
|
f87e0991e0
|
add support for ECP5 LFE5U-25F-6BG256C
|
2020-02-22 20:59:56 +01:00 |
|
Gwenhael Goavec-Merou
|
d5e696b5c3
|
add --detect option to display wich FPGA
|
2020-02-22 20:55:51 +01:00 |
|
Gwenhael Goavec-Merou
|
c15f0611a9
|
Merge pull request #20 from japm48/patch-1
Add support for Arty A7-100T
|
2020-02-16 18:27:56 +01:00 |
japm48
|
48d9184397
|
Add support for Arty A7-100T
|
2020-02-16 18:07:50 +01:00 |
|
Gwenhael Goavec-Merou
|
849e5751e0
|
main: catch exception, to finish cleanly
|
2020-02-16 16:55:37 +01:00 |
|
Gwenhael Goavec-Merou
|
ad50f1a19b
|
main: calls program() only when a bit_file is provided
|
2020-02-16 16:53:55 +01:00 |
|
Gwenhael Goavec-Merou
|
6a2489cfac
|
Merge pull request #18 from japm48/patch-1
Print error when no bitfile is specified
|
2020-02-16 16:51:27 +01:00 |
|
japm48
|
2b2806b0b4
|
Print error when no bitfile is specified
|
2020-02-16 15:44:28 +01:00 |
|
Gwenhael Goavec-Merou
|
563e748c69
|
xilinx: fpga model must be used for spiOverJtag bistream selection
|
2020-02-16 15:06:06 +01:00 |
|
Gwenhael Goavec-Merou
|
50c8d54791
|
xilinx: fix a random segfault and add progress status for load in sram
|
2020-02-16 15:03:55 +01:00 |
|
japm48
|
52786895d8
|
make installation directory configurable
|
2020-02-16 13:41:58 +01:00 |
|
Gwenhael Goavec-Merou
|
1f02fce1c9
|
xilinx,lattice: drop useless offset in program_mem signature
|
2020-02-14 15:14:22 +01:00 |
|
Gwenhael Goavec-Merou
|
298c4d184e
|
jedParser: pass verbose to base class
|
2020-02-14 15:08:41 +01:00 |
|
Gwenhael Goavec-Merou
|
a9ddbebc0b
|
board: SeeedStudio Spartan Edge Accelerator Board
|
2020-02-01 18:08:16 +01:00 |
|
Gwenhael Goavec-Merou
|
0315b3243c
|
main: allows to have board without default cable
|
2020-02-01 18:07:42 +01:00 |
|
Gwenhael Goavec-Merou
|
40bdcba161
|
part: add xilinx spartan7 15
|
2020-02-01 17:57:46 +01:00 |
|
Gwenhael Goavec-Merou
|
a29cda11f3
|
add support for digilent hs3 cable
|
2020-02-01 17:57:20 +01:00 |
|
Gwenhael Goavec-Merou
|
85823d7271
|
tested with Lattice ECP5 5G Evaluation Board
|
2020-01-31 22:18:49 +01:00 |
|
Gwenhael Goavec-Merou
|
30552bf01d
|
part: add support for LFE5UM5G-85F
|
2020-01-31 22:14:48 +01:00 |
|
Gwenhael Goavec-Merou
|
d4957589c0
|
latticeBitParser.cpp: parseHeader: force comparison in unsigned char
|
2020-01-31 22:13:15 +01:00 |
Fabien Marteau
|
a86eff6b57
|
Update cmake according to trabucayre request https://github.com/trabucayre/openFPGALoader/pull/17
|
2020-01-27 09:47:42 +01:00 |