luke
/
openFPGALoader
mirror of https://github.com/trabucayre/openFPGALoader.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Merge pull request #301 from galibert/master 

part: Add all cyclone V variant, board: Add the Terasic C5G
This commit is contained in:
Gwenhael Goavec-Merou 2023-01-29 22:08:55 +01:00 committed by GitHub
parent b1c843acdb a8815ff80c
commit fab4d02128
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
3 changed files with 22 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
doc/boards.yml
View File

@ -202,6 +202,13 @@
Memory: OK Memory: OK
Flash: OK Flash: OK
- ID: c5g
Description: Terasic C5G (Cyclone V GX Starter Kit)
URL: https://www.terasic.com.tw/cgi-bin/page/archive.pl?No=830
FPGA: Cyclone V GX 5CGXFC5C6F27C7N
Memory: OK
Flash: NT
- ID: de0 - ID: de0
Description: Terasic DE0 Description: Terasic DE0
URL: https://www.terasic.com.tw/cgi-bin/page/archive.pl?No=364 URL: https://www.terasic.com.tw/cgi-bin/page/archive.pl?No=364

1
src/board.hpp
View File

@ -119,6 +119,7 @@ static std::map <std::string, target_board_t> board_list = {
JTAG_BOARD("alinx_ax516", "xc6slx16csg324", "", 0, 0, CABLE_DEFAULT), JTAG_BOARD("alinx_ax516", "xc6slx16csg324", "", 0, 0, CABLE_DEFAULT),
JTAG_BOARD("axu2cga", "xczu2cg", "", 0, 0, CABLE_DEFAULT), JTAG_BOARD("axu2cga", "xczu2cg", "", 0, 0, CABLE_DEFAULT),
JTAG_BOARD("basys3", "xc7a35tcpg236", "digilent", 0, 0, CABLE_DEFAULT), JTAG_BOARD("basys3", "xc7a35tcpg236", "digilent", 0, 0, CABLE_DEFAULT),
JTAG_BOARD("c5g", "", "usb-blaster",0, 0, CABLE_DEFAULT),
JTAG_BOARD("cmod_s7", "xc7s25csga225", "digilent", 0, 0, CABLE_DEFAULT), JTAG_BOARD("cmod_s7", "xc7s25csga225", "digilent", 0, 0, CABLE_DEFAULT),
JTAG_BOARD("cmoda7_35t", "xc7a35tcpg236", "digilent", 0, 0, CABLE_DEFAULT), JTAG_BOARD("cmoda7_35t", "xc7a35tcpg236", "digilent", 0, 0, CABLE_DEFAULT),
JTAG_BOARD("nexys_a7_50", "xc7a50tcsg324", "digilent", 0, 0, CABLE_DEFAULT), JTAG_BOARD("nexys_a7_50", "xc7a50tcsg324", "digilent", 0, 0, CABLE_DEFAULT),

21
src/part.hpp
View File

@ -87,13 +87,20 @@ static std::map <uint32_t, fpga_model> fpga_list = {
{0x020f30dd, {"altera", "cyclone 10 LP", "10CL025", 10}}, {0x020f30dd, {"altera", "cyclone 10 LP", "10CL025", 10}},
{0x020f50dd, {"altera", "cyclone 10 LP", "10CL055", 10}}, {0x020f50dd, {"altera", "cyclone 10 LP", "10CL055", 10}},
{0x02b140dd, {"altera", "cyclone V", "5CEBA9", 10}}, {0x02b010dd, {"altera", "cyclone V", "5CGX*3", 10}},
{0x02b150dd, {"altera", "cyclone V", "5CEA2", 10}}, {0x02b020dd, {"altera", "cyclone V", "5CGT*5/5CGX*5", 10}},
{0x02b050dd, {"altera", "cyclone V", "5CEBA4", 10}}, {0x02b030dd, {"altera", "cyclone V", "5CGT*7/5CGX*7", 10}},
{0x02b220dd, {"altera", "cyclone V", "5CEFA5", 10}}, {0x02b040dd, {"altera", "cyclone V", "5CGT*9/5CGX*9", 10}},
{0x02d020dd, {"altera", "cyclone V Soc", "5CSEBA6", 10}}, {0x02b050dd, {"altera", "cyclone V", "5CE*A4", 10}},
{0x02d010dd, {"altera", "cyclone V Soc", "5CSEMA4", 10}}, {0x02b120dd, {"altera", "cyclone V", "5CGX*4", 10}},
{0x02d120dd, {"altera", "cyclone V Soc", "5CSEMA5", 10}}, {0x02b130dd, {"altera", "cyclone V", "5CE*A7", 10}},
{0x02b140dd, {"altera", "cyclone V", "5CE*A9", 10}},
{0x02b150dd, {"altera", "cyclone V", "5CE*A2", 10}},
{0x02b220dd, {"altera", "cyclone V", "5CE*A5", 10}},
{0x02d010dd, {"altera", "cyclone V Soc", "5CSE*A4/5CSX*4", 10}},
{0x02d020dd, {"altera", "cyclone V Soc", "5CSE*A6/5CSX*6", 10}},
{0x02d110dd, {"altera", "cyclone V Soc", "5CSE*A2/5CSX*2", 10}},
{0x02d120dd, {"altera", "cyclone V Soc", "5CSE*A5/5CST*5/5CSX*5", 10}},
{0x031820dd, {"altera", "MAX 10", "10M08SAU169C8G", 10}}, {0x031820dd, {"altera", "MAX 10", "10M08SAU169C8G", 10}},
{0x031050dd, {"altera", "MAX 10", "10M50DAF484", 10}}, {0x031050dd, {"altera", "MAX 10", "10M50DAF484", 10}},