Adds wpn and hldn signals.
This commit is contained in:
parent
05c07df4cc
commit
db73fedf40
|
|
@ -6,10 +6,12 @@ use UNISIM.vcomponents.all;
|
||||||
|
|
||||||
entity xilinx_spiOverJtag is
|
entity xilinx_spiOverJtag is
|
||||||
port (
|
port (
|
||||||
csn : out std_logic;
|
csn : out std_logic;
|
||||||
sdi : out std_logic;
|
sdi : out std_logic;
|
||||||
sdo : in std_logic;
|
sdo : in std_logic;
|
||||||
sck : out std_logic
|
sck : out std_logic;
|
||||||
|
wpn : out std_logic;
|
||||||
|
hldn : out std_logic
|
||||||
);
|
);
|
||||||
end entity xilinx_spiOverJtag;
|
end entity xilinx_spiOverJtag;
|
||||||
|
|
||||||
|
|
@ -21,6 +23,8 @@ architecture bhv of xilinx_spiOverJtag is
|
||||||
|
|
||||||
signal tmp_up_s, tmp_shift_s, tmp_cap_s : std_logic;
|
signal tmp_up_s, tmp_shift_s, tmp_cap_s : std_logic;
|
||||||
begin
|
begin
|
||||||
|
wpn <= '1';
|
||||||
|
hldn <= '1';
|
||||||
-- jtag -> spi flash
|
-- jtag -> spi flash
|
||||||
csn <= fsm_csn;
|
csn <= fsm_csn;
|
||||||
sdi <= tdi;
|
sdi <= tdi;
|
||||||
|
|
|
||||||
Loading…
Reference in New Issue