luke
/
openFPGALoader
mirror of https://github.com/trabucayre/openFPGALoader.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

altera: spi flash support for cycloneV and qmtech

This commit is contained in:
Gwenhael Goavec-Merou 2021-07-10 08:20:27 +02:00
parent 0c4aedcb23
commit c90a4b7734
5 changed files with 12 additions and 9 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
README.md
View File

@ -29,7 +29,7 @@ __Current supported kits:__
* [Olimex iCE40HX1K-EVB](https://www.olimex.com/Products/FPGA/iCE40/iCE40HX1K-EVB/open-source-hardware) * [Olimex iCE40HX1K-EVB](https://www.olimex.com/Products/FPGA/iCE40/iCE40HX1K-EVB/open-source-hardware)
* [Olimex iCE40HX8K-EVB](https://www.olimex.com/Products/FPGA/iCE40/iCE40HX8K-EVB/open-source-hardware) * [Olimex iCE40HX8K-EVB](https://www.olimex.com/Products/FPGA/iCE40/iCE40HX8K-EVB/open-source-hardware)
* [Orange Crab](https://github.com/gregdavill/OrangeCrab) * [Orange Crab](https://github.com/gregdavill/OrangeCrab)
* [QMTech CycloneV Core Board](https://fr.aliexpress.com/i/1000006622149.html) (memory) * [QMTech CycloneV Core Board](https://fr.aliexpress.com/i/1000006622149.html) (memory and spi flash)
* [Trenz Gowin LittleBee (TEC0117)](https://shop.trenz-electronic.de/en/TEC0117-01-FPGA-Module-with-GOWIN-LittleBee-and-8-MByte-internal-SDRAM) (memory and flash) * [Trenz Gowin LittleBee (TEC0117)](https://shop.trenz-electronic.de/en/TEC0117-01-FPGA-Module-with-GOWIN-LittleBee-and-8-MByte-internal-SDRAM) (memory and flash)
* [Saanlima Pipistrello LX45](http://pipistrello.saanlima.com/index.php?title=Welcome_to_Pipistrello) (memory) * [Saanlima Pipistrello LX45](http://pipistrello.saanlima.com/index.php?title=Welcome_to_Pipistrello) (memory)
* [Scarab Hardware MiniSpartan6+ (Spartan 6 LX9)](https://www.kickstarter.com/projects/1812459948/minispartan6-a-powerful-fpga-board-and-easy-to-use) (memory) * [Scarab Hardware MiniSpartan6+ (Spartan 6 LX9)](https://www.kickstarter.com/projects/1812459948/minispartan6-a-powerful-fpga-board-and-easy-to-use) (memory)

15
spiOverJtag/build.py
View File

@ -17,6 +17,8 @@ if not os.path.isdir(build_dir):
print ("Successfully created the directory %s " % build_dir) print ("Successfully created the directory %s " % build_dir)
currDir = os.path.abspath(os.path.curdir) + '/' currDir = os.path.abspath(os.path.curdir) + '/'
files = []
parameters = {}
subpart = part[0:4].lower() subpart = part[0:4].lower()
if subpart == '10cl': if subpart == '10cl':
@ -28,6 +30,8 @@ elif subpart == 'ep4c':
elif subpart[0:2] == '5c': elif subpart[0:2] == '5c':
family = "Cyclone V" family = "Cyclone V"
tool = "quartus" tool = "quartus"
files.append({'name': currDir + 'constr_cycloneV.tcl',
'file_type': 'tclSource'})
elif subpart == "xc7a": elif subpart == "xc7a":
family = "Artix" family = "Artix"
tool = "vivado" tool = "vivado"
@ -41,15 +45,13 @@ else:
print("Error: unknown device") print("Error: unknown device")
os.sys.exit() os.sys.exit()
files = []
if tool in ["ise", "vivado"]: if tool in ["ise", "vivado"]:
pkg_name = { pkg_name = {
"xc7a35tcpg236" : "xc7a_cpg236", "xc7a35tcpg236" : "xc7a_cpg236",
"xc7a35tcsg324g236": "xc7a_csg324", "xc7a35tcsg324" : "xc7a_csg324",
"xc7a35tftg256g236": "xc7a_ftg256", "xc7a35tftg256" : "xc7a_ftg256",
"xc7a50tcpg236g236": "xc7a_cpg236", "xc7a50tcpg236" : "xc7a_cpg236",
"xc7a75tfgg484g236": "xc7a_fgg484", "xc7a75tfgg484" : "xc7a_fgg484",
"xc7a100tfgg484" : "xc7a_fgg484", "xc7a100tfgg484" : "xc7a_fgg484",
"xc7a200tsbg484" : "xc7a_sbg484", "xc7a200tsbg484" : "xc7a_sbg484",
"xc7a200tfbg484" : "xc7a_fbg484", "xc7a200tfbg484" : "xc7a_fbg484",
@ -75,7 +77,6 @@ else:
'file_type': 'SDC'}) 'file_type': 'SDC'})
tool_options = {'device': full_part, 'family':family} tool_options = {'device': full_part, 'family':family}
parameters = {}
parameters[family.lower().replace(' ', '')]= { parameters[family.lower().replace(' ', '')]= {
'datatype': 'int', 'datatype': 'int',
'paramtype': 'vlogdefine', 'paramtype': 'vlogdefine',

2
spiOverJtag/constr_cycloneV.tcl Normal file
View File

@ -0,0 +1,2 @@
set_global_assignment -name STRATIXV_CONFIGURATION_SCHEME "ACTIVE SERIAL X4"
set_global_assignment -name ON_CHIP_BITSTREAM_DECOMPRESSION ON

BIN
spiOverJtag/spiOverJtag_5ce223.rbf Normal file
View File

Binary file not shown.

2
src/board.hpp
View File

@ -126,7 +126,7 @@ static std::map <std::string, target_board_t> board_list = {
JTAG_BOARD("pipistrello", "", "ft2232", 0, 0), JTAG_BOARD("pipistrello", "", "ft2232", 0, 0),
JTAG_BOARD("minispartan6", "", "ft2232", 0, 0), JTAG_BOARD("minispartan6", "", "ft2232", 0, 0),
DFU_BOARD("orangeCrab", "", "dfu" ), DFU_BOARD("orangeCrab", "", "dfu" ),
JTAG_BOARD("qmtechCycloneV", "", "", 0, 0), JTAG_BOARD("qmtechCycloneV", "5ce223", "", 0, 0),
JTAG_BOARD("runber", "", "ft232", 0, 0), JTAG_BOARD("runber", "", "ft232", 0, 0),
JTAG_BOARD("tangnano", "", "ft2232", 0, 0), JTAG_BOARD("tangnano", "", "ft2232", 0, 0),
JTAG_BOARD("tec0117", "", "ft2232", 0, 0), JTAG_BOARD("tec0117", "", "ft2232", 0, 0),