luke
/
openFPGALoader
mirror of https://github.com/trabucayre/openFPGALoader.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

doc/boards.yml,src/board.hpp: fixed ac701 device code

This commit is contained in:
Gwenhael Goavec-Merou 2025-01-15 06:57:42 +01:00
parent e8e92a04e0
commit 5847ec2666
2 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
doc/boards.yml
View File

@ -1,7 +1,7 @@
- ID: ac701
Description: Xilinx Artix-7 FPGA AC701 Evaluation Kit
URL: https://www.xilinx.com/products/boards-and-kits/ek-a7-ac701-g.html
FPGA: Artix xc7a200t2fbg676c
FPGA: Artix xc7a200tfbg676
Memory: OK
Flash: NT
Constraints: AC701

2
src/board.hpp
View File

@ -102,7 +102,7 @@ typedef struct {
{_name, {"", _cable, _fpga_part, 0, 0, 0, COMM_DFU, {}, {}, 0, _vid, _pid, _alt}}
static std::map <std::string, target_board_t> board_list = {
JTAG_BOARD("ac701", "xc7a200t2fbg676c", "digilent", 0, 0, CABLE_DEFAULT),
JTAG_BOARD("ac701", "xc7a200tfbg676", "digilent", 0, 0, CABLE_DEFAULT),
JTAG_BOARD("acornCle215", "xc7a200tsbg484", "", 0, 0, CABLE_DEFAULT),
JTAG_BOARD("analogMax", "", "ft2232", 0, 0, CABLE_DEFAULT),
JTAG_BOARD("litex-acorn-baseboard-mini", "xc7a200tsbg484", "", 0, 0, CABLE_DEFAULT),