luke
/
openFPGALoader
mirror of https://github.com/trabucayre/openFPGALoader.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

spiOverJtag: reword FGG676 SPI-flash pin comment as package-level 

These pins are fixed by the XC7A*T-FGG676 package, not by the QMTech board.
Reword the comment to reflect that any XC7A35T/50T/75T/100T/200T in the FGG676
package routes the SPI-flash signals to the same balls. Keep the QMTech
schematic only as the cross-check reference. No pin values changed.

Addresses trabucayre review on constr_xc7a_fgg676.xdc.
This commit is contained in:
gHashTag 2026-06-20 07:32:36 +00:00
parent 6df17fddd8
commit 2b024ce2f9
1 changed files with 8 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

14
spiOverJtag/constr_xc7a_fgg676.xdc
View File

@ -13,12 +13,14 @@ set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
# all-caps `JTAGCLK` is silently rejected and Vivado falls back to Cclk.
set_property BITSTREAM.STARTUP.STARTUPCLK JtagClk [current_design]
# XC7A75T/100T/200T-FGG676 SPI flash pins on QMTech XC7A100T-2FGG676I core board.
# Verified against QMTECH_XC7A75T_100T_200T-CORE-BOARD-V01-20210109.pdf schematic
# (https://github.com/ChinaQMTECH/QMTECH_XC7A75T-100T-200T_Core_Board).
# These are Bank 14 dual-purpose user IO pins (D00..D03, FCS_B) wired to the
# on-board N25Q064A SPI flash (JEDEC 0x20BA17). CCLK is driven internally via
# the STARTUPE2 primitive instantiated in xilinx_spiOverJtag.v.
# SPI flash pins for the XC7A*T-FGG676 package (Bank 14 dual-purpose config IO:
# D00..D03, FCS_B). These pins are package-level: any XC7A35T/50T/75T/100T/200T
# in the FGG676 package routes the dedicated SPI-flash signals to the same balls,
# so this constraint is not specific to the QMTech board.
# Pinout cross-checked against the QMTech XC7A75T/100T/200T core board schematic
# (QMTECH_XC7A75T_100T_200T-CORE-BOARD-V01-20210109.pdf, on-board N25Q064A,
# JEDEC 0x20BA17). CCLK is driven internally via the STARTUPE2 primitive
# instantiated in xilinx_spiOverJtag.v.
set_property -dict {PACKAGE_PIN P18 IOSTANDARD LVCMOS33} [get_ports {csn}]
set_property -dict {PACKAGE_PIN R14 IOSTANDARD LVCMOS33} [get_ports {sdi_dq0}]
set_property -dict {PACKAGE_PIN R15 IOSTANDARD LVCMOS33} [get_ports {sdo_dq1}]