This commit is contained in:
trabucayre 2026-04-08 15:11:10 +00:00
parent 049ee114ff
commit 171364a2e4
6 changed files with 37 additions and 11 deletions

Binary file not shown.

Binary file not shown.

View File

@ -82,6 +82,20 @@ openFPGALoader<span class="w"> </span>-b<span class="w"> </span>arty<span class=
<td><p>OK</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>atumA3Nano</p></td>
<td><p><a class="reference external" href="https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&amp;No=1373">Terasic Atum A3 Nano</a></p></td>
<td><p>Altera Agilex 3 A3CZ135BB18AE7S</p></td>
<td><p>OK</p></td>
<td><p>NT</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>axe5000</p></td>
<td><p><a class="reference external" href="https://www.arrow.com/en/products/axe5000/trenz-electronic-gmbh.html">A5EC008BM16AE6S FPGA Starter Kit</a></p></td>
<td><p>Altera Agilex 5 A5EC008BM16AE6S</p></td>
<td><p>OK</p></td>
<td><p>NT</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>litex-acorn-baseboard-mini</p></td>
<td><p><a class="reference external" href="https://github.com/enjoy-digital/litex-acorn-baseboard/">The LiteX-Acorn-Baseboards are baseboards developed around the SQRLs Acorn board (or Nite/LiteFury)</a></p></td>
<td><p>Artix xc7a200tsbg484</p></td>

View File

@ -93,66 +93,78 @@
<td><p>OK</p></td>
<td><p>EF</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="../vendors/intel.html#intel"><span class="std std-ref">Intel</span></a></p></td>
<tr class="row-even"><td><p><span class="xref std std-ref">Altera</span></p></td>
<td><p><a class="reference external" href="https://www.intel.com/content/www/us/en/support/programmable/support-resources/devices/max-ii-support.html">Max II(CPLD)</a></p></td>
<td><p>EPM240T100C5N</p></td>
<td><p>OK</p></td>
<td><p>OK</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="../vendors/intel.html#intel"><span class="std std-ref">Intel</span></a></p></td>
<tr class="row-odd"><td><p><span class="xref std std-ref">Altera</span></p></td>
<td><p><a class="reference external" href="https://www.intel.com/content/www/us/en/support/programmable/support-resources/devices/cyclone-ii-support.html">Cyclone II</a></p></td>
<td><p>EP2C5T144C8N</p></td>
<td><p>OK</p></td>
<td><p>OK</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="../vendors/intel.html#intel"><span class="std std-ref">Intel</span></a></p></td>
<tr class="row-even"><td><p><span class="xref std std-ref">Altera</span></p></td>
<td><p><a class="reference external" href="https://www.intel.com/content/www/us/en/programmable/products/fpga/cyclone-series/cyclone-iii/support.html">Cyclone III</a></p></td>
<td><p>EP3C16</p></td>
<td><p>OK</p></td>
<td><p>OK</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="../vendors/intel.html#intel"><span class="std std-ref">Intel</span></a></p></td>
<tr class="row-odd"><td><p><span class="xref std std-ref">Altera</span></p></td>
<td><p><a class="reference external" href="https://www.intel.com/content/www/us/en/products/programmable/fpga/cyclone-iv/features.html">Cyclone IV CE</a></p></td>
<td><p>EP4CE22, EP4CE115</p></td>
<td><p>OK</p></td>
<td><p>OK</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="../vendors/intel.html#intel"><span class="std std-ref">Intel</span></a></p></td>
<tr class="row-even"><td><p><span class="xref std std-ref">Altera</span></p></td>
<td><p><a class="reference external" href="https://www.intel.com/content/www/us/en/products/details/fpga/cyclone/iv/gx/products.html">Cyclone IV GX</a></p></td>
<td><p>EP4CGX150</p></td>
<td><p>OK</p></td>
<td><p>OK</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="../vendors/intel.html#intel"><span class="std std-ref">Intel</span></a></p></td>
<tr class="row-odd"><td><p><span class="xref std std-ref">Altera</span></p></td>
<td><p><a class="reference external" href="https://www.intel.com/content/www/us/en/products/programmable/fpga/cyclone-v.html">Cyclone V E</a></p></td>
<td><p>5CEA2, 5CEA5, 5CEBA4, 5CEBA9</p></td>
<td><p>OK</p></td>
<td><p>OK</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="../vendors/intel.html#intel"><span class="std std-ref">Intel</span></a></p></td>
<tr class="row-even"><td><p><span class="xref std std-ref">Altera</span></p></td>
<td><p><a class="reference external" href="https://www.intel.com/content/www/us/en/products/programmable/fpga/cyclone-v.html">Cyclone V SE SoC</a></p></td>
<td><p>5CSEBA6, 5CSEMA4, 5CSEMA5</p></td>
<td><p>OK</p></td>
<td><p>NT</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="../vendors/intel.html#intel"><span class="std std-ref">Intel</span></a></p></td>
<tr class="row-odd"><td><p><span class="xref std std-ref">Altera</span></p></td>
<td><p><a class="reference external" href="https://www.intel.de/content/www/de/de/products/sku/210318/stratix-v-5sgsd5-fpga/specifications.html">Stratix V GS</a></p></td>
<td><p>5SGSD5</p></td>
<td><p>OK</p></td>
<td><p>OK</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="../vendors/intel.html#intel"><span class="std std-ref">Intel</span></a></p></td>
<tr class="row-even"><td><p><span class="xref std std-ref">Altera</span></p></td>
<td><p><a class="reference external" href="https://www.intel.com/content/www/us/en/products/programmable/fpga/cyclone-10.html">Cyclone 10 LP</a></p></td>
<td><p>10CL025</p></td>
<td><p>OK</p></td>
<td><p>OK</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="../vendors/intel.html#intel"><span class="std std-ref">Intel</span></a></p></td>
<tr class="row-odd"><td><p><span class="xref std std-ref">Altera</span></p></td>
<td><p><a class="reference external" href="https://www.intel.fr/content/www/fr/fr/products/details/fpga/max/10.html">Max 10</a></p></td>
<td><p>10M02, 10M08, 10M16, 10M25</p></td>
<td><p>SVF</p></td>
<td><p>POF</p></td>
</tr>
<tr class="row-even"><td><p><span class="xref std std-ref">Altera</span></p></td>
<td><p><a class="reference external" href="https://www.altera.com/products/fpga/agilex/3">Agilex 3</a></p></td>
<td><p>A3CZ135</p></td>
<td><p>RBF</p></td>
<td><p>NT</p></td>
</tr>
<tr class="row-odd"><td><p><span class="xref std std-ref">Altera</span></p></td>
<td><p><a class="reference external" href="https://www.altera.com/products/fpga/agilex/5">Agilex 5</a></p></td>
<td><p>A5EC008B</p></td>
<td><p>RBF</p></td>
<td><p>NT</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="../vendors/lattice.html#lattice"><span class="std std-ref">Lattice</span></a></p></td>
<td><p><a class="reference external" href="https://www.latticesemi.com/Products/FPGAandCPLD/Certus-NX">Certus-NX</a></p></td>
<td><p>LFD2NX-40</p></td>

File diff suppressed because one or more lines are too long