main: pass wr sram/mem to lattice constructor and update help
This commit is contained in:
parent
cb66aa6885
commit
12d69735eb
|
|
@ -73,9 +73,9 @@ static struct argp_option options[] = {
|
||||||
{"list-fpga", LIST_FPGA, 0, 0, "list all supported FPGA"},
|
{"list-fpga", LIST_FPGA, 0, 0, "list all supported FPGA"},
|
||||||
{"detect", DETECT, 0, 0, "detect FPGA"},
|
{"detect", DETECT, 0, 0, "detect FPGA"},
|
||||||
{"write-flash", 'f', 0, 0,
|
{"write-flash", 'f', 0, 0,
|
||||||
"write bitstream in flash (default: false, only for Gowin devices)"},
|
"write bitstream in flash (default: false, only for Gowin and ECP5 devices)"},
|
||||||
{"write-sram", 'm', 0, 0,
|
{"write-sram", 'm', 0, 0,
|
||||||
"write bitstream in SRAM (default: true, only for Gowin devices)"},
|
"write bitstream in SRAM (default: true, only for Gowin and ECP5 devices)"},
|
||||||
{"offset", 'o', "OFFSET", 0, "start offset in EEPROM"},
|
{"offset", 'o', "OFFSET", 0, "start offset in EEPROM"},
|
||||||
{"verbose", 'v', 0, 0, "Produce verbose output"},
|
{"verbose", 'v', 0, 0, "Produce verbose output"},
|
||||||
{"reset", 'r', 0, 0, "reset FPGA after operations"},
|
{"reset", 'r', 0, 0, "reset FPGA after operations"},
|
||||||
|
|
@ -177,7 +177,8 @@ int main(int argc, char **argv)
|
||||||
fpga = new Gowin(jtag, args.bit_file, args.write_flash, args.write_sram,
|
fpga = new Gowin(jtag, args.bit_file, args.write_flash, args.write_sram,
|
||||||
args.verbose);
|
args.verbose);
|
||||||
} else if (fab == "lattice") {
|
} else if (fab == "lattice") {
|
||||||
fpga = new Lattice(jtag, args.bit_file, args.verbose);
|
fpga = new Lattice(jtag, args.bit_file, args.write_flash, args.write_sram,
|
||||||
|
args.verbose);
|
||||||
} else {
|
} else {
|
||||||
cerr << "Error: manufacturer " << fab << " not supported" << endl;
|
cerr << "Error: manufacturer " << fab << " not supported" << endl;
|
||||||
delete(jtag);
|
delete(jtag);
|
||||||
|
|
|
||||||
Loading…
Reference in New Issue