Giles Atkinson
|
bba4046d55
|
Re-make pll-xspice.cir as a wrapper around shared-pll-xspice.cir,
behaviour as before. Add similar pll-digital-iplot.cir as a
demonstration of iplot with analogue and digital nodes.
|
2025-05-24 11:28:42 +02:00 |
|
Giles Atkinson
|
592b99d0ef
|
Rename pll-xspice.cir to shared-pll-xspice.cir to prepare for split.
|
2025-05-24 11:28:34 +02:00 |
|
Giles Atkinson
|
5114d6c2f4
|
Add an option to the iplot command: -d sets the number of simulation
steps before the window is shown. The value can be chosen to
limit rapid resizing when starting and that is used in the PLL examples.
|
2023-07-15 11:29:32 +02:00 |
Holger Vogt
|
a48cc44c7f
|
Example input file for 'iplot -w' option
|
2023-05-27 10:46:55 +02:00 |
|
Holger Vogt
|
6c3b14e396
|
make simulation faster, allow batch mode
|
2020-03-15 08:50:57 +01:00 |
|
Holger Vogt
|
9dec5f5f1e
|
An example for non-convergence of the pll if the stepszelimit is removed.
Adding a somewhat relaxed limit by TMAX in the tran command will speed
up the simulation by a factor of 1.5 without compromising the result.
|
2019-03-21 20:26:24 +01:00 |
h_vogt
|
5d0c3182d3
|
add BSIM3 model parameters for loop filer with transistor charge pump
|
2012-08-05 20:15:53 +02:00 |
dwarning
|
96dd397251
|
correct the plot output
|
2012-08-05 12:06:11 +02:00 |
|
h_vogt
|
19a67fb7c5
|
pll: just include one of the two vco available
(avoid a bug which has been removed only recently)
|
2012-08-04 00:22:25 +02:00 |
|
h_vogt
|
a0db6f0ccd
|
update to XSPICE phase-locked loop example
|
2012-08-03 23:22:54 +02:00 |
|
h_vogt
|
6cd13e0475
|
pll-xspice-fstep.cir: pll with ref frequency steps
|
2012-07-31 18:05:10 +02:00 |
|
h_vogt
|
c31fc334f6
|
pll-xspice.cir: save command added
|
2012-07-31 17:31:28 +02:00 |
|
h_vogt
|
c0b5a78097
|
new XSPICE example: use trtol=1
less ripple, but longer simulation time
|
2012-07-30 00:01:56 +02:00 |
|
h_vogt
|
85ece25a3a
|
new XSPICE example: mixed mode pll circuit
|
2012-07-29 13:52:23 +02:00 |