up, where to ? fixme, there are more ...
This commit is contained in:
parent
ede0fb1caa
commit
ce2e704f56
|
|
@ -41,7 +41,7 @@ VDMOSacLoad(GENmodel *inModel, CKTcircuit *ckt)
|
||||||
xrev=0;
|
xrev=0;
|
||||||
}
|
}
|
||||||
/*
|
/*
|
||||||
* meyer's model parameters
|
* VDMOS cap model parameters
|
||||||
*/
|
*/
|
||||||
capgs = ( *(ckt->CKTstate0+here->VDMOScapgs)+
|
capgs = ( *(ckt->CKTstate0+here->VDMOScapgs)+
|
||||||
*(ckt->CKTstate0+here->VDMOScapgs));
|
*(ckt->CKTstate0+here->VDMOScapgs));
|
||||||
|
|
|
||||||
Loading…
Reference in New Issue