luke/ngspice
1
0
Fork 0
mirror of https://git.code.sf.net/p/ngspice/ngspice synced 2026-08-22 13:57:32 +02:00
Code Issues Packages Projects Releases Wiki Activity

remove warnings

Browse Source
This commit is contained in:
Holger Vogt
2019-08-13 23:16:12 +02:00
parent 6bce493d25
commit 6af98bf90b
1 changed files with 5 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files
examples/soi/inv_tr.sp
+5 -4
View File
@@ -1,4 +1,5 @@
Mx Drain Gate Source Back-gate(substrate) Body Tx W L (body ommitted for FB)
SOI Inverter
* Mx Drain Gate Source Back-gate(substrate) Body Tx W L (body ommitted for FB)
.include ./bsim4soi/nmos4p0.mod
.include ./bsim4soi/pmos4p0.mod
@@ -7,13 +8,13 @@ Mx Drain Gate Source Back-gate(substrate) Body Tx W L (body ommitted for FB)
Vpower VD 0 1.5
Vgnd VS 0 0
Vgate Gate VS PULSE(0v 1.5v 100ps 50ps 50ps 200ps 500ps)
Vgate Gate VS DC 0 PULSE(0v 1.5v 100ps 50ps 50ps 200ps 500ps)
*MN0 Out Gate VS VS VS N1 W=10u L=0.18u debug=1
*MP0 Out Gate VD VS VD P1 W=20u L=0.18u debug=1
MN0 Out Gate VS VS N1 W=10u L=0.18u
MP0 Out Gate VD VS P1 W=20u L=0.18u
MN0 Out Gate VS VS N1 W=10u L=0.18u Pd=11u Ps=11u
MP0 Out Gate VD VS P1 W=20u L=0.18u Pd=11u Ps=11u
.tran 3p 600ps
.print tran v(gate) v(out)