mirror of
https://github.com/RTimothyEdwards/netgen.git
synced 2026-08-29 01:14:24 +02:00
Tim Edwards
4d65b0006d
some problems stemming from comparing a case-sensitive netlist
against a case-insensitive one. Verilog netlist reading does
not yet have support for macros other than "`include", and it
does not yet have support for bit vectors constructed with
braces ({}).
17 lines
462 B
Makefile
17 lines
462 B
Makefile
MODULE = base
|
|
NETGENDIR = ..
|
|
SRCS = actel.c ccode.c greedy.c ntk.c print.c actellib.c embed.c \
|
|
hash.c netfile.c objlist.c query.c anneal.c ext.c netcmp.c netgen.c \
|
|
pdutils.c random.c timing.c bottomup.c flatten.c place.c spice.c \
|
|
verilog.c wombat.c xilinx.c xillib.c
|
|
X11_SRCS = xnetgen.c
|
|
|
|
include ${NETGENDIR}/defs.mak
|
|
|
|
SRCS += ${GR_SRCS}
|
|
DFLAGS += ${GR_DFLAGS}
|
|
DFLAGS += -DNETGEN_DATE="\"`date`\""
|
|
CFLAGS += ${GR_CFLAGS}
|
|
|
|
include ${NETGENDIR}/rules.mak
|