| .. |
|
test_bridge_rx_sim.py
|
refactor uart into multiple files
|
2024-01-07 21:54:14 -08:00 |
|
test_bridge_tx_sim.py
|
revert UART and InternalBus() refactor
|
2024-01-07 21:39:44 -08:00 |
|
test_io_core_hw.py
|
complete IO core refactor
|
2024-02-18 15:50:51 -08:00 |
|
test_io_core_sim.py
|
rewrite IO Core
|
2024-02-18 13:50:26 -08:00 |
|
test_logic_analyzer_fsm_sim.py
|
complete IO core refactor
|
2024-02-18 15:50:51 -08:00 |
|
test_logic_analyzer_hw.py
|
enforce consistent docstrings and underscores in logic analyzer core
|
2024-02-19 11:23:11 -08:00 |
|
test_logic_analyzer_sim.py
|
add from_config to memory_core
|
2024-02-19 11:42:28 -08:00 |
|
test_mem_core_hw.py
|
complete IO core refactor
|
2024-02-18 15:50:51 -08:00 |
|
test_mem_core_sim.py
|
add from_config to memory_core
|
2024-02-19 11:42:28 -08:00 |
|
test_source_bridge_sim.py
|
add first pass at ethernet
|
2024-01-28 21:54:46 -08:00 |
|
test_toolchains.py
|
inital source, imported from splat
|
2023-12-28 14:22:29 -08:00 |
|
test_uart_rx_sim.py
|
complete IO core refactor
|
2024-02-18 15:50:51 -08:00 |
|
test_uart_tx_sim.py
|
complete IO core refactor
|
2024-02-18 15:50:51 -08:00 |
|
test_verilog_gen.py
|
inital source, imported from splat
|
2023-12-28 14:22:29 -08:00 |
|
test_verilog_gen.yaml
|
inital source, imported from splat
|
2023-12-28 14:22:29 -08:00 |
b0dcd269bc