update github actions
This commit is contained in:
parent
566a3624d8
commit
a0827133cd
|
|
@ -1,33 +0,0 @@
|
||||||
name: cross_platform_tests
|
|
||||||
on: [push]
|
|
||||||
jobs:
|
|
||||||
install-iverilog-source:
|
|
||||||
runs-on: ubuntu-latest
|
|
||||||
steps:
|
|
||||||
- run: sudo apt install bison flex g++ gcc gperf
|
|
||||||
- run: git clone https://github.com/steveicarus/iverilog.git
|
|
||||||
|
|
||||||
- name: autoconf
|
|
||||||
run: sh ./autoconf.sh
|
|
||||||
working-directory: iverilog/
|
|
||||||
|
|
||||||
- name: configure
|
|
||||||
run: ./configure
|
|
||||||
working-directory: iverilog/
|
|
||||||
|
|
||||||
- name: make
|
|
||||||
run: make -j$(nproc)
|
|
||||||
working-directory: iverilog/
|
|
||||||
|
|
||||||
- name: make check
|
|
||||||
run: make check
|
|
||||||
working-directory: iverilog/
|
|
||||||
|
|
||||||
- name: sudo make install
|
|
||||||
run: sudo make install
|
|
||||||
working-directory: iverilog/
|
|
||||||
|
|
||||||
install-iverilog-apt:
|
|
||||||
runs-on: ubuntu-latest
|
|
||||||
steps:
|
|
||||||
- run: sudo apt install iverilog
|
|
||||||
|
|
@ -2,9 +2,23 @@ name: functional_simulation
|
||||||
on: [push]
|
on: [push]
|
||||||
jobs:
|
jobs:
|
||||||
uart:
|
uart:
|
||||||
runs-on: ubuntu-latest
|
strategy:
|
||||||
|
matrix:
|
||||||
|
os: [ubuntu-latest, ubuntu-22.04, ubuntu-20.04]
|
||||||
|
runs-on: ${{ matrix.os }}
|
||||||
steps:
|
steps:
|
||||||
- uses: actions/checkout@v3
|
- uses: actions/checkout@v3
|
||||||
- run: sudo apt install iverilog
|
- run: sudo apt install iverilog
|
||||||
- run: iverilog -g2012 -o sim.out test/uart_tb.sv src/uart_tx.sv src/uart_rx.sv
|
- run: iverilog -g2012 -o sim.out test/uart_tb.sv src/uart_tx.sv src/uart_rx.sv
|
||||||
|
- run: vvp sim.out
|
||||||
|
|
||||||
|
fifo:
|
||||||
|
strategy:
|
||||||
|
matrix:
|
||||||
|
os: [ubuntu-latest, ubuntu-22.04, ubuntu-20.04]
|
||||||
|
runs-on: ${{ matrix.os }}
|
||||||
|
steps:
|
||||||
|
- uses: actions/checkout@v3
|
||||||
|
- run: sudo apt install iverilog
|
||||||
|
- run: iverilog -g2012 -o sim.out test/fifo_tb.sv src/fifo.sv src/xilinx_true_dual_port_read_first_2_clock_ram.v
|
||||||
- run: vvp sim.out
|
- run: vvp sim.out
|
||||||
Loading…
Reference in New Issue