luke
/
klayout
mirror of https://github.com/KLayout/klayout.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Updated Deep Verification Base (markdown)

Matthias Köfferlein 2018-12-31 00:51:58 +01:00
parent 0de6f8c111
commit 1acce7b21d
1 changed files with 3 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
Deep-Verification-Base.md

@ -1,6 +1,6 @@
The Deep Verification Base development happens in the "dvb" branch: https://github.com/klayoutmatthias/klayout/tree/dvb The Deep Verification Base development happens in the "dvb" branch: https://github.com/klayoutmatthias/klayout/tree/dvb
See more about the progress here: [DVB Log](DVB-Log) See more about the progress here: [[DVB Log|DVB-Log]]
# The problem # The problem
@ -9,7 +9,8 @@ Verification is a fundamental task in the chip design process. KLayout basically
Two important verification methods are addressed here: Two important verification methods are addressed here:
* Design rule check (DRC) * Design rule check (DRC)
* Schematic extraction plus schematic compare. Both steps form layout vs. schematic verification (LVS) * Schematic extraction plus schematic compare.
* Compare: both steps form layout vs. schematic verification (LVS) once a netlist compare feature is added.
KLayout supports DRC verification to some extent: KLayout supports DRC verification to some extent: