mirror of
https://github.com/steveicarus/iverilog.git
synced 2026-09-07 11:51:38 +02:00
Lars-Peter Clausen
3c3f46099d
Check separately that a visible interface name can be reused as a member, modport, interface port, ordinary port, interface instance and procedural block name. Also check an attributed forward interface port type after another ANSI port declaration. Signed-off-by: Lars-Peter Clausen <[email protected]>
24 lines
306 B
Verilog
24 lines
306 B
Verilog
// Check that an interface instance can match its interface type name.
|
|
|
|
interface I;
|
|
logic value;
|
|
endinterface
|
|
|
|
module test;
|
|
|
|
I I();
|
|
|
|
initial begin
|
|
I.value = 1'b1;
|
|
#1;
|
|
|
|
if (I.value !== 1'b1) begin
|
|
$display("FAILED");
|
|
$finish;
|
|
end
|
|
|
|
$display("PASSED");
|
|
end
|
|
|
|
endmodule
|