Files
iverilog/vvp
Martin Whitaker 84848e8e04 vvp: fail gracefully on multi-bit modpath delays (issue #1184)
The code doesn't currently handle the case of different bits within
the vector needing different delays (e.g. when the rise and fall
delays are different and some bits are rising as other bits are
falling) and aborts with an assertion failure. For now, output a
suitable "sorry" message and exit gracefully.
2024-12-31 16:59:23 +00:00
..
2022-12-26 17:16:26 -05:00
2022-12-28 00:00:31 -08:00
2022-06-20 22:59:12 +02:00
2022-06-20 22:52:56 +02:00
2022-12-28 00:00:31 -08:00
2023-08-29 09:54:39 +02:00
2024-11-26 23:33:52 -08:00
2024-12-31 13:05:36 +00:00
2024-12-31 13:05:36 +00:00
2024-12-31 13:05:36 +00:00
2022-12-28 00:00:31 -08:00
2022-12-28 00:00:31 -08:00
2024-12-31 13:05:36 +00:00
2024-12-31 13:05:36 +00:00
2022-12-28 00:00:31 -08:00
2022-12-28 00:00:31 -08:00
2022-12-18 10:18:10 -05:00
2024-01-20 12:42:55 -08:00
2024-11-27 00:11:50 -08:00
2021-01-01 00:20:26 -08:00
2022-12-28 00:00:31 -08:00
2024-12-31 15:16:09 +00:00