luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

vvp: recognise signed logic types when parsing class properties.

This commit is contained in:
Martin Whitaker 2019-12-23 09:48:07 +00:00
parent 8dc395940d
commit b91d5d1a82
1 changed files with 4 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
vvp/class_type.cc
View File

@ -1,5 +1,5 @@
/*
* Copyright (c) 2012-2013 Stephen Williams (steve@icarus.com)
* Copyright (c) 2012-2019 Stephen Williams (steve@icarus.com)
*
* This source code is free software; you can redistribute it
* and/or modify it in source code form under the terms of the GNU
@ -441,6 +441,9 @@ void class_type::set_property(size_t idx, const string&name, const string&type,
} else if (type[0] == 'L') {
size_t wid = strtoul(type.c_str()+1,0,0);
properties_[idx].type = new property_logic(wid);
} else if (type[0] == 's' && type[1] == 'L') {
size_t wid = strtoul(type.c_str()+2,0,0);
properties_[idx].type = new property_logic(wid);
} else {
properties_[idx].type = 0;
}